University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences

EECS151/251A J. Wawrzynek Spring 2024 3/12/24

Exam 1

Name: ______ Student ID number: ______ Class (EECS151 or EECS251A): ______

Before solving the problems, write your student ID number on all pages.

You have 170 minutes to take the exam.

For each problem if you find yourself taking excessive time to work out a solution consider skipping the problem or a fresh approach. Also, start by answering the easier questions and then move on to the more difficult ones.

No calculators, phones, or other devices allowed.

Neatness counts. Make your answers neat and clear—particularly circuit diagrams. *Also, remember to use "solder dots" on three-way connections.* We will deduct points if we need to work hard to understand your answer.

Work out your answers on scrap paper then neatly copy them into the space provided for them.

1 Pareto Optimality [5 pts]

John is exploring the space of circuits implementations for his design and discovers that Pareto optimal designs all lie on a curve described by $AT^2 = k$, where A is the area, T is the minimal clock period, and k is a constant. He has a particular Pareto optimal design with an area of $100\mu m^2$ and runs at 1 GHz. He finds a way to increase the speed to 2 GHz, but the area increases to $500\mu m^2$. Is this new design also Pareto optimal? Show your work.

Solution:

Let us assume that the initial design is Pareto Optimal. If so, then we can solve for k. We are given the area, and the minimal clock period is equivalent to the inverse of the frequency.

$$k = (100 \times 10^{-6} m^2) \cdot (1/1 GHz)^2 = 1 \times 10^{-22}$$

Now, let us solve for the new constant for the second design

$$k = (500 \times 10^{-6} m^2) \cdot (1/2GHz)^2 = 1.25 \times 10^{-22}$$

This is greater than the original k, so the design cannot be Pareto Optimal.

2 Chips Costs [5pts]

You are charged with designing an ASIC for your company. You spend \$2M on NRE costs and then the foundry charges you \$10 per die. You buy 100,000 chips worth of wafers and package each chip for \$1 each and then test the packaged parts for \$1 each. The results of the testing indicates that the final yield is only 40%. What is the resulting cost to your company of each of your working chips?

Given your knowledge of ASIC design, fabrication, and testing, list two ways you could have saved money.

Solution:

The NRE costs are constant regardless of die yield and therefore remain as \$2M dollars. Each chip costs \$1 + \$1 + \$10 = \$12 dollars for the testing, packaging, and die. If the final yield is 40%, 40,000 chips are produced that are working. The cost per chip is therefore $\frac{2,000,000+100,000\times12}{40,000} = 80

Answers vary for part 2, but some accepted answer include:


- Producing more chips to offset the effect of NRE costs
- Designing with redundancy in mind, ie. duplicate logic paths, extra cores, etc. to increase yield.
- Testing the die before adding it to the package to save on packaging costs for non-functional dies
- Dividing up the design into chiplets to increase yield with smaller dies
- Choosing an older technology node (considering performance trade offs) which has already been in production for a while with a higher yield

Answers like "increase yield" or "decrease NRE costs" without further or incorrect explanation

Student ID number:		
were not accepted.		


3 FPGA LUT Circuit [12pts]

- 1. In the box below and using the indicated port signals, complete the drawing of the internal circuitry of a 2-LUT, using FFs, 2-to-1 multiplexors, and simple logic gates as needed. S_{in} is a bit-serial data input port and S_{clk} is a clock signal to be used for configuring the LUT function. x1, are x0 are the LUT data inputs and y is the LUT output.
- 2. How many distinct logic functions can this LUT implement?



Solution:

1. Here is the corresponding diagram:




Note that S_{in} is a one bit signal and S_{clk} is only used for configuration.

2. A 2-LUT can implement $2^{2^2} = 16$ functions.

4 Boolean Algebra [10pts]

Consider the following Boolean expression: $f = \bar{a}\bar{b}d + b\bar{c} + \bar{c}\bar{d}$

- 1. Using the K-Map below, derive the minimized product-of-sums form
- 2. Using the K-map, find \bar{f} in sum-of-products form
- 3. Find \bar{f} algebraically leaving your result in product-of-sums form. Show your work.



Solution:

1. POS

00 00	00	01	11	10
00	1	1	1	1
01	1	1	1	0
11	1	0	0	0
10	0	0	0	0

$$f = (\bar{c} + d)(\bar{c} + \bar{b})(\bar{a} + b + \bar{d})$$

2. SOP

00 Cd	00	01	11	10
00	0	0	0	0
01	0	0	0	1
11	0	1	1	1
10	1	1	1	1

$$\bar{f} = c\bar{d} + bc + a\bar{b}d$$

3.

$$f = \bar{a}\bar{b}d + b\bar{c} + \bar{c}\bar{d}$$


$$\bar{f} = (\bar{a}\bar{b}d + b\bar{c} + \bar{c}\bar{d})'$$

$$= (a + b + \bar{d})(\bar{b} + c)(c + d)$$

5 Combinational Logic Design [10pts]

Recall that Binary Coded Decimal (BCD) is a number representation that uses the binary encodings 0000–1001 to represent the 10 decimal digits. Derive two combinational logic functions that each accept a BCD digit and outputs a 1 iff that digit is evenly divisible by 3. (Yes, 0 is divisible by 3.) One expression should be in SOP form and the other is POS, and both should be minimized.

Solution: SOP:				
	00	al 01	b 11	10
	00 1	0	-	0
cd	01 0 11 1 10 0	0 0	-	-
Boolean expression:	a =			
POS:	$f = \bar{a}\bar{b}\bar{c}c$	$\bar{d} + \bar{b}cd$	+ ad	$+ bc\bar{d}$




Boolean expression:

$$f = (a+c+\bar{d})(\bar{b}+c)(\bar{b}+\bar{d})(\bar{a}+d)(b+\bar{c}+d)$$

Answers that are not simplified are given partial credit with 1 point deduction per extra letter in the expression.

6 Finite State Machine [25pts]

Below is the STD for an FSM with a single input, in, and a single output, out. The reset (initial) state is S0.



Based on the STD:

1. In words, briefly describe the function of the FSM:


Solution:

The FSM detects sequences of 101, 10101, 1010101..., outputting a 1 on a 1 following a 0 in the sequence. A 1 followed by a 1 or a 0 followed by a 0 resets the FSM, so a sequence like 101101 only outputs 1 once.

2. Write the *behavioral* Verilog description using a case statement. We have provided the initial module definition. Note that our code includes the EECS151 library, and interfaces for the register generators are shown at the end of the exam.

```
`include "EECS151.v";
module FSM(in, out, clk, rst);
    input in, clk, rst;
    output out;
reg [1:0] next state
wire [1:0] state;
reg output;
REGISTER state_register #(2) (.q(state), .d(next_state),
.clk(clk), .rst(rst));
localparam S0 = 2'b00,
localparam S1 = 2'b01,
localparam S2 = 2'b10,
localparam S3 = 2'b11;
always @(*) begin
    next_state = S0;
    output = 1 b0 ;
    case (current_state)
        S0: begin
            if(in) next_state = S1
            else next_state = S0
        end
        S1: begin
            if(in) next_state = S0
            else next_state = S2
        end
        S2: begin
            output = in;
            if(in) next_state = S3
            else next_state = S0
            end
        S3: begin
            if(in) next_state = S0
            else next_state = S2
        end
    endcase
end
assign out = output;
endmodule
```

3. Draw the circuit diagram for its implementation using 1-hot encoding. Use only FFs, ANDs, ORs (of any number of inputs), and bubbles for inversion. You don't need to connect the clk, and reset signal to the FFs, but do need to indicate the reset values. Draw your circuit in this box:



4. Derive the next state and output logic for an *binary encoded* version with the following state assignments: S0=00, S1=01, S2=11 S3=10. Leave your answer in *unoptimized* SOP form.

Solution:

				_	
s_1	s_0	in	s_1'	s'_0	out
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	1	0
0	1	1	0	0	0
1	1	0	0	0	0
1	1	1	1	0	1
1	0	0	1	1	0
1	0	1	0	0	0

Simply reading off the SOP terms from the table, we find that

$$out = s_1 s_0 in$$


$$s_1' = s_1 s_0 i n + \overline{s_1} s_0 \overline{i n} + s_1 \overline{s_0} \overline{i n}$$

$$s_0' = \overline{s_1 s_0} i n + \overline{s_1} s_0 \overline{i n} + s_1 \overline{s_0} \overline{i n}$$

7 Transistor Layout [5pts]


The figure below shows the layout of a transistor used as a pulldown in an inverter. Count and report the total number of unit squares for each of the following:

- 1. The transistor gate region:
- 2. The source diffusion-region:
- 3. The drain diffusion-region:




Solution:

- 1. The transistor gate (cyan) region: $2 \cdot 7 = 14$
- 2. The transistor source (green) diffusion region: $6 \cdot 7 = 42$
- 3. The transistor drain (red) diffusion region: $7 \cdot 7 = 49$




8 Static CMOS gate [5pts]

Draw the transistor level circuit diagram for a static CMOS gate that implements $y = c + \bar{a}b$ using the least number of transistors possible. You may assume you have inputs available in both complemented and uncomplemented form.



9 Tri-state Buffers [10pts]

1. For some application you need a tri-state buffer, but you would like to combine it with a NAND function. Draw a transistor level circuit that would achieve both functions with the minimal number of transistors. Label the inputs and outputs.



(3 points)

Credit was given to either version of the diagram, as both work as implementations of a tri-state NAND with differences in layout.

(1 point)


Inaccuracies of sign of inputs,

OR inefficient number of transistors used to implement tri-state NAND.

Note: Most errors came from a lack of understanding of "combining a tri-state buffer with a NAND function.

2. Supposed you are asked to design a 4-to-1 multiplexor using inverting tri-state buffers, inverters, and no other logic elements. Your multiplexor must have a non-inverting output. Neatly draw the circuit diagram. Label the data inputs, a, b, c, and d, the output as y, and the select controls as s0 and s1.

Solution:



(7 Points)

Both solutions are functional received full credit, however it is to be noted that the design on the right is more efficient in transistor count.

(5 points)

Minor errors / unnessary usage of transistors (more transistor usage than the left diagram).

(3 points)


Correct structure, does not order inputs correctly. (Can either be ordered a,b,c,d or d,c,b,a).


(2 points)

Idea to comprise the 4-to-1 MUX of 3 2-to-1 MUXes, but does not implement structure fully correctly.

10 Logic Gates [5pts]

For the circuit shown below, complete the waveforms for the signal nodes, X and Y.






11 Circuit Design [12pts]


In lecture we presented a parallel-to-serial converter. It could be used, for instance, for sending words over a wire or a wireless link, one bit at a time. Your task here is to design a circuit for receiving the bits, a *serial-to-parallel converter*. You are tasked to design a circuit that adheres to the following specifications, using FFs, multiplexors, and simple logic gates as needed.

- 1. Your circuit will receive the bits of each word (4-bit words in this case), LSB first, one per clock cycle as shown below and must collect up the bits and present them to the external interface in word form.
- 2. The external interface supplies a "data request signal (DRS)" every four clock cycles that your circuit should use to provide the received bits to the interface. The output needs to remain stable until the next occurence of the DRS signal.

The input waveform will look like the following:





Neatly draw your circuit in the box provided on the next page:





Now suppose, the external interface wants to be able to get the received word either MSB-first or LSB-first (big vs. little endian). The external circuit will additionally send an "MSB-first" signal every four clock cycles. If the MSB-first signal is high, then the first bit received in the stream (d0) should be considered the MSB, and the last bit (d3) the LSB. If the MSB-first signal is low, then the last bit received is the MSB and the first bit is the LSB.

Draw the updated circuit below. You may choose to abstract your answer from above and add additional circuitry, or to redraw it with modifications as needed.











module REGISTER(q, d, clk); parameter N = 1;




module REGISTER_CE(q, d, ce, clk); parameter N = 1;

On the rising clock edge if clock enable (ce) is 0 then the register is disabled (it's state will not be changed).



On the rising clock edge if reset (rst) is 1 then the state is set to the value of INIT. Default INIT value is all 0's.



Reset (rst) has priority over clock enable (ce).

Wednesday 27th March, 2024 03:28

C 1		TT		1
Stud	ent	11)	nun	nber

blank

C 1		TT		1
Stud	ent	11)	nun	nber

blank

C 1		TT		1
Stud	ent	11)	nun	nber

blank