# EECS 151/251A Homework 4

Due Monday, Feb 19th, 2024

## Introduction

This homework is meant to test your understanding of the basic principles used to construct finite state machines. If asked to submit a Verilog module, please show the full module. If asked to simulate a Verilog module, create a testbench to run your modules in a simulator. We recommend the following free, online Verilog simulator: `https://www.edaplayground.com`.

*Important*: Use the register library in `EECS151.v` when sequential logic is needed for all of the HW problems.

## Problem 1: Gray Code

In lecture, we discussed Gray codes. As a reminder, Gray codes are an ordering of binary numbers such that each successive value only has a single bit change relative to the previous number. For example, 00 → 01, or 00 → 10 both represent possible Gray codes. Gray codes are often seen in error correction since only one bit can change between two numbers.

1. Write a Gray code for a 4-bit binary number.

2. Create a schematic for an optimal circuit using 2-input logic gates such that when given any 3-bit value as input produces a 3-bit output representing the next number in the Gray code. For example, if 000 is passed as input to the circuit, then the output of the circuit should be 001. (*Hint:* try making a combintional logic circuit per bit)

---

**Solution:**

(a) There are multiple solutions, however this is the most common 4-bit Gray code.
0000
0001
0011
0010
0110
0111
0101
0100
1100
1101
1111
1110
1010

---

1011
1001
1000

(b) Let the input Gray code bits be $A,B,C$ where $A$ is the MSb. The easiest way to solve this problem is to consider each bit individually. This way Karnaugh maps can be used to find the logically expression for each bit. Let the $A',B',C'$ represent the bits for the output Gray code value.

$A' = B\overline{C} + AC$

$$AB$$

|   | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 1  | 1  | 0  |
| 1 | 0  | 0  | 1  | 1  |

$C$

$B' = B\overline{C} + \overline{A}C$

$$AB$$

|   | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 1  | 1  | 0  |
| 1 | 1  | 1  | 0  | 0  |

$C$

$C' = \overline{AB} + AB$

$$AB$$

|   | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 1  | 0  | 1  | 0  |
| 1 | 1  | 0  | 1  | 0  |

$C$

The finally circuit looks like this:

## Problem 2: Boolean Simplification

Boolean algebra can be used to simplify even the most complex Boolean expression. Simplify each expression list below to prove equivalence to the given final expression. For a list of Boolean algebra laws vist: `https://www.asic-world.com/digital/boolean1.html`.

1. $AB + BCD + \overline{B}\overline{C}D + B\overline{A} + \overline{A}B \Rightarrow B + D$

2. $\overline{D(\overline{A0 + D\overline{A}})} + B + \overline{B}\overline{A} \Rightarrow 1$

3. $\overline{C}(A + \overline{A}B) + C(\overline{A}B + A\overline{B}) \Rightarrow \overline{C}A + \overline{A}B + CA\overline{B}$

---

**Solution:**

1.

    (a) $AB + BCD + \bar{B}\bar{C}D + B\overline{A} + \overline{A}B$

    (b) $AB + BCD + \overline{B}\overline{C}D + B\overline{A}$

    (c) $B(A + \overline{A}) + BCD + \overline{B}\overline{C}D$

    (d) $B + BCD + \overline{B}\overline{C}D$

    (e) $B + D$

2.

    (a) $\overline{D(\overline{A0 + D\overline{A}})} + B + \overline{B}\overline{A}$

    (b) $\overline{D} + \overline{A0 + D\overline{A}} + B + \overline{B}\overline{A}$ (DeMorgan's Theorem)

(c) $\overline{D} + (\overline{A} + \overline{0})(\overline{D} + \overline{\overline{A}}) + B + \overline{B}\overline{A}$ (DeMorgan's Theorem)

(d) $\overline{D} + (\overline{A} + \overline{0})(\overline{D} + A) + B + \overline{B}\overline{A}$

(e) $\overline{D} + (\overline{A} + \overline{0})(\overline{D} + A) + B + \overline{B} + \overline{A}$ (DeMorgan's Theorem)

(f) $\overline{D} + (\overline{A} + 1)(\overline{D} + A) + B + \overline{B} + \overline{A}$

(g) $\overline{D} + 1(\overline{D} + A) + B + \overline{B} + \overline{A}$

(h) $\overline{D} + \overline{D} + A + B + \overline{B} + \overline{A}$

(i) $\overline{D} + \overline{D} + A + \overline{A} + 1$

(j) $1$

3.

(a) $\overline{C}(A + \overline{A}B) + C(\overline{A}B + A\overline{B})$

(b) $\overline{C}(A + B) + C(\overline{A}B + A\overline{B})$

(c) $\overline{C}A + \overline{C}B + C(\overline{A}B + A\overline{B})$

(d) $\overline{C}A + \overline{C}B + C\overline{A}B + CA\overline{B}$

(e) $\overline{C}A + B(C\overline{A} + \overline{C}) + CA\overline{B}$

(f) $\overline{C}A + B(\overline{A} + \overline{C}) + CA\overline{B}$

(g) $B(\overline{A} + \overline{C}) + A(C\overline{B} + \overline{C})$

(h) $B(\overline{A} + \overline{C}) + A(\overline{B} + \overline{C})$

(i) $B\overline{A} + B\overline{C} + A(\overline{B} + \overline{C})$

(j) $B\overline{A} + B\overline{C} + A\overline{B} + A\overline{C}$

(k) $B\overline{A} + A\overline{B} + A\overline{C}$

# Problem 3: SOP to POS

Below there are two optimal Boolean functions in their SOP forms. For each function shown, use Boolean algebra to generate the POS. **Work must be shown.** (*Hint*: You can confirm your answer using a K Map).

1. $ABD + AC$

2. $A + B\overline{D} + BC$

1. $\overline{\overline{ABD + AC}}$

2. $(\overline{A} + \overline{B} + \overline{D})(\overline{A} + \overline{C})$ (Demorgan's Law)

3. $(\overline{A} + \overline{C})\overline{A} + (\overline{A} + \overline{C})\overline{B} + (\overline{A} + \overline{C})\overline{D}$

4. $\bar{A} + \bar{A}\bar{C} + \bar{A}\bar{B} + \bar{C}\bar{B} + \bar{A}\bar{D} + \bar{C}\bar{D}$

5. $\bar{A} + \bar{B}\bar{C} + \bar{D}\bar{C}$

6. $\overline{\overline{A}}(\overline{\overline{B}} + \overline{\overline{C}})(\overline{\overline{D}} + \overline{\overline{C}})$ (Demorgan's Law)

7. $A(B + C)(D + C)$

Product of Sum Steps

1. $\overline{\overline{A + B\overline{D} + BC}}$

2. $\overline{A}(\overline{B} + D)(\overline{B} + \overline{C})$

3. $\overline{A}(\overline{B} + \overline{C})\overline{B} + \overline{A}(\overline{B} + \overline{C})D$

4. $\overline{A}\overline{B}\overline{B} + \overline{A}\overline{B}\overline{C} + \overline{A}(\overline{B} + \overline{C})D$

5. $\overline{A}\overline{B} + \overline{A}(\overline{B} + \overline{C})D$

6. $\overline{A}\overline{B} + \overline{A}D\overline{B} + \overline{A}D\overline{C}$

7. $\bar{A}\bar{B} + \overline{A}D\overline{C}$

8. $(A + B)(A + \overline{D} + C)$ (Demorgan Law's)

# Problem 4: NANDs to Other Gates

How many two variable functions can be implemented with a single AND gate along with (any number) of inverters? Which two variable functions cannot be implemented?

9. $A + B$

10. $\overline{A + B}$

11. $A + \bar{B}$

12. $\bar{A} + B$

13. $A \bullet \bar{B}$

14. $\bar{A} \bullet B$

15. $A \oplus B$

16. $\overline{A \oplus B}$

# Problem 5: Karnaugh Maps

Karnaugh maps are used to quickly generate simplified Boolean expression for a given Boolean function. Below are truth tables for a unknown functions. For truth table each, draw the accompanying Karnaugh map, then write out a simplified Boolean expression in both **POS** and **SOP** forms using the Karnaugh map. The solutions should use the least amount of logic gates possible.

1. *Hint:* the optimal SOP has 3 terms and the optimal POS has 3 terms.

| A | B | C | Output |
|---|---|---|--------|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

2. *Hint:* the optimal SOP has 6 terms and the optimal POS has 3 terms.

| A | B | C | D | Output |
|---|---|---|---|--------|
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | - |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | - |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | - |
| 1 | 1 | 1 | 1 | 1 |

$$AB$$

| | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |

$C$

1.

    (a) Canonical form: $\overline{A}\overline{B}\overline{C}+\overline{A}BC+A\overline{B}\overline{C}+AB\overline{C}$

    (b) SOP: $A\overline{C}+\overline{B}\overline{C}+\overline{A}BC$

    (c) POS: $(A+\overline{B}+C)(\overline{C}+\overline{A})(\overline{C}+\overline{B})$

$$AB$$

| | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 00 | 1 | 0 | 0 | - |
| 01 | 0 | 1 | 0 | 1 |
| 11 | 1 | 0 | 1 | 0 |
| 10 | - | 1 | - | 1 |

$CD$

2.

    (a) Canonical form: $\overline{A}\overline{B}\overline{C}\overline{D}+\overline{A}\overline{B}C\overline{D}+\overline{A}B\overline{C}D+\overline{A}BC\overline{D}+A\overline{B}\overline{C}\overline{D}+A\overline{B}C\overline{D}+A\overline{B}C\overline{D}+A\overline{B}CD+AB\overline{C}\overline{D}+ABCD$

    (b) SOP: $A\overline{B}+\overline{B}\overline{D}+\overline{A}C\overline{D}+ACD+A\overline{C}D+\overline{A}B\overline{C}D$

    (c) POS: $(A+\overline{B}+C+D)(A+\overline{D}+\overline{C})(\overline{B}+\overline{A}+C+\overline{D})$

# Problem 6: It's a NAND's World

CMOS is the most modern process for digital logic. In CMOS, it is simple to create NAND gates which is advantageous because all logic can be reduced to NAND gates.

1. How would you wire a NAND gate to construct an inverter for any given input?

2. How would you wire a NAND gate to construct an OR gate for any given input?

3. How would you wire a NAND gate to construct an AND gate for any given input?

4. If the above is true, then why can all logic be represent with NAND gates?

5. Below is a schematic using a various types of 2-input gates that you want to create, but you only have NAND gates! Translate the circuit into a new schematic using only 2-input NAND gates. Your new circuit should use the minimum number of NAND gates.



**Solution:**



1.



2.



3.

4. Let's think about it. We know that all circuits can be represented as boolean expressions. Every boolean expression has a truth table and every truth table can be used to create a K Map. Any K Map can be used to create either a SOP or POS reduced boolean

expression. Both SOP and POS only involves AND and OR logical operations. Therefore, any logically expression can be created using NANDs because AND and OR gates can be constructed from NANDs.

5.

# Problem 7: Driving a Car (FSM)

Let's create a FSM to represent driving a car. To reduce the complexity of such a dynamic problem, we greatly simplify the our conceptual model of driving. The FSM will represent the state of the car. Only two things can change the state of the car: (1) the driver making a decision (to continue driving, or to stop and park the car), or (2) and emergency (flat tire, accident, or a mechanical failure). The only thing we care about as engineers is whether the brake and hazard lights work or not. The brake lights turn on when braking and the driver turns on the hazards light when an emergency has occurred. Below we explain our simplified conceptual model of driving:

a. The car can be: *on*, *off*, *accelerating*, *braking*, *parking*, or in an *emergency* situation (stopped and non-functional)

b. The driver enters the car when it's off, and must decide whether to start driving (they can just sit in the car and think about K-Maps)

c. If the driver is in the car and the car is off, then the driver cannot perform any action except turn the car on

d. In order to start accelerating, the driver must first press the brake pedal to switch gears

e. In order to park the car, the driver must first press the brake pedal to switch gears

f. At any point when accelerating, the driver can slow down by braking

g. In a case of an emergency, regardless if the driver wants to keep driving, they must apply the brakes to stop the car, turn the car off, and then turn on the hazard lights

h. Emergencies can only occur when accelerating in which a light on the dashboard indicates that the driver must stop and turn the car off

Answer the following questions:

1. Draw a Moore state machine diagram. In this diagram you must:

   (a) Have a bit vector to representing the state of the car. (This should be gray coded)

   (b) Have 2 inputs:

      i. *driver* indicating the driver decision to take an action to drive the car, or stop it

      ii. *emergency* indicating an emergency has happened and the dashboard light is on

   (c) Have 1 output: *light* which is asserted if either the brake *or* hazard lights are on

2. Telsa took interest in the simple driving model. They believe that this simplified model can help their engineers understand the decision making process for drivers in the Bay. Engineers collected data from two drivers to help train their auto navigation ML model.

   (a) The state of the car was recorded for the first driver. Telsa engineers want to deduce the driver's decision making process.

   (b) The second driver's decisions were recorded live and the engineers want their ML model to accurate guess the state of the car.

In order to verify the ML model's output, the engineers need to know the correct answers! Use your FSM to fill in the tables below for each driver. (Hint: Aren't Telsa owners suppose to be cautious software engineers. One is a very aggressive driver...).

| Time | Car | Driver | Emergency | Light |
|------|---------|--------|-----------|-------|
| 0 | CAR_OFF | | | |
| 1 | CAR_ON | | | |
| 2 | BRAKE | | | |
| 3 | ACCEL | | | |
| 4 | ACCEL | | | |
| 5 | BRAKE | | | |
| 6 | ACCEL | | | |
| 7 | BRAKE | | | |
| 8 | ACCEL | | | |
| 9 | ACCEL | | | |
| 10 | BRAKE | | | |
| 11 | PARKING | | | |
| 12 | CAR_OFF | | | |

Table 1: Telsa driver 1

| Time | Car | Driver | Emergency | Light |
|------|-----|--------|-----------|-------|
| 0 | | 1 | 0 | 0 |
| 1 | | 1 | 0 | 0 |
| 2 | | 1 | 0 | 1 |
| 3 | | 1 | 0 | 0 |
| 4 | | 0 | 0 | 0 |
| 5 | | 0 | 0 | 1 |
| 6 | | 1 | 0 | 0 |
| 7 | | 1 | 0 | 1 |
| 8 | | 1 | 0 | 0 |
| 9 | | 1 | 0 | 0 |
| 10 | | 1 | 0 | 0 |
| 11 | | 1 | 0 | 0 |
| 12 | | 1 | 1 | 0 |
| 13 | | 1 | 1 | 1 |
| 14 | | 1 | 1 | 1 |
| 15 | | 1 | 1 | 0 |
| 16 | | 1 | 1 | 0 |
| 17 | | 1 | 1 | 1 |

Table 2: Telsa driver 2

# Solution:

## (a)



## (b)

| Time | Car | Driver | Emergency | Light |
|------|------------|--------|-----------|-------|
| 0 | CAR_OFF | 1 | 0 | 0 |
| 1 | CAR_ON | 1 | 0 | 0 |
| 2 | BRAKE | 1 | 0 | 1 |
| 3 | ACCEL | 1 | 0 | 0 |
| 4 | ACCEL | 0 | 0 | 0 |
| 5 | BRAKE | 1 | 0 | 1 |
| 6 | ACCEL | 1 | 0 | 0 |
| 7 | ACCEL | 1 | 0 | 1 |
| 8 | ACCEL | 1 | 0 | 0 |
| 9 | ACCEL | 1 | 0 | 0 |
| 10 | ACCEL | 1 | 0 | 0 |
| 11 | ACCEL | 1 | 1 | 0 |
| 12 | BRAKE | 1 | 1 | 0 |
| 13 | PARKING | 1 | 1 | 1 |
| 14 | CAR_OFF | 1 | 1 | 1 |
| 15 | EMERGENCY | 1 | 1 | 0 |
| 16 | EMERGENCY | 1 | 1 | 0 |
| 17 | EMERGENCY | 1 | 1 | 1 |

Table 3: Telsa driver 2

| Time | Car | Driver | Emergency | Light |
|------|------------|--------|-----------|-------|
| 0 | CAR_OFF | 1 | 0 | 0 |
| 1 | CAR_ON | 1 | 0 | 0 |
| 2 | BRAKE | 1 | 0 | 1 |
| 3 | ACCEL | 1 | 0 | 0 |
| 4 | ACCEL | 0 | 0 | 0 |
| 5 | BRAKE | 1 | 0 | 1 |
| 6 | ACCEL | 0 | 0 | 0 |
| 7 | BRAKE | 1 | 0 | 1 |
| 8 | ACCEL | 1 | 0 | 0 |
| 9 | ACCEL | 0 | 0 | 0 |
| 10 | BRAKE | 0 | 0 | 1 |
| 11 | PARKING | 0 | 0 | 0 |
| 12 | CAR_OFF | - | 0 | 0 |

Table 3: Telsa driver 1

13