

EECS 151/251A Spring 2024 Digital Design and Integrated Circuits

Instructor: John Wawrzynek

Lecture 1

John Wawrzynek, Professor of EECS

- Profession Musician in New York
- JPL/NASA space craft data systems
- PhD Caltech electronic music
- Berkeley faculty since 1989
 - IC design, reconfigurable computing, wireless systems



Lutris /

Wireless



2

"Wawrzynek" pronounced "Warsnek", Office Hour Mon 3:30



Class Goals and Outcomes

What this class is all about?

□ Introduction to digital integrated circuit and system <u>engineering</u>

- Key concepts needed to be a good digital designer
- Discover you own creativity!
- □ Learn models that allow reasoning about design
 - Manage design complexity through abstraction and understanding of tools
 - Allow analysis and optimization of the circuit's performance, power, cost, etc.
- □ Learn how to make sure your circuit and system works
 - Do you want to be the one that messes up a 1 billion transistor chip?

Digital design is not a spectator sport! Learn by doing.

Prerequisites

□ CS61C

- Boolean logic, RISC-V ISA
- We will review combinational and sequential logic, and RISC-V design (with more details)

□ EE16A/B

- Digital gates, RC networks
- We will review transistor operation and design of CMOS circuits



<u>Deep Digital Design Experience</u> Fundamentals of Boolean Logic Synchronous Circuits Finite State Machines Timing & Clocking Device Technology & Implications Controller Design Arithmetic Units Memories Testing, Debugging Hardware Architecture Hardware Design Language (HDL) Design Flow (CAD) 6

CS61C Background – RISC-V ISA and microarchitecture



• Used in lectures as a design example, and you'll implement in project. We review the microarchitecture, and discuss the design in detail.



ADMINISTRATIVIA



Discussion, ASIC Lab.

PS, Ed, OH: TBA

TA: Justin Ka





UCS2: Daniel Endraws FPGA Labs, OH: TBA



TA: Justin Kalloor Discussion, PS, OH: TBA

UCS2: Kevin He Discussion, ASIC Lab, web, OH: TBA





UCS2: Dhruv Vaish FPGA Lab, Discussion, F OH: TBA

UCS2: Rohit Kanagal , FPGA Lab, OH: TBA

UCS1: Allen ChenUCS1: Reuben ThomasPS grading, Discussion, PS grading, OH: TBA9

Enrollment:

- Our plan is to admit all those on the <u>waitlist</u> with the proper prerequisites, assuming we can get you into a lab section.
- If you are waitlisted for the lecture, make sure you are also waitlisted for a lab session:
 - □ The FPGA labs (LabB) are nearly full:
 - We opened another ASIC lab (LabA) (please consider taking it):
 - LAB 002 LAB 102, Tu 2:00P-4:59P 111 Cory

□ While we are processing the waitlist, attend discussion and labs

A limited number of <u>Concurrent Enrollment</u> requests will be approved, due to space limitations.

Course Information

□ Basic Source of Information, class website:

https://www.eecs151.org/

- Lecture notes and recordings
- Assignments and solutions
- Lab and project information
- Exams
- Ed Discussion Forum
- Many other goodies ...



Print only what you need: Save a tree!

Class Organization

- □ Lectures (MW 2-3:30PM)
- □ Discussion sessions (F 10-11AM, 3-4PM, 4-5PM)
- □ Office hours (coming soon, check website)
- Weekly Problem Sets
- Labs
 - □ FPGA (Mon 8-11AM, 11AM-2PM, 5-8PM, Tue 8-11AM)
 - □ ASIC (*Tue 11-2PM, 2-5PM*)
- Design project
- □ 2 Exams (1 midterm and 1 final)

Lectures

□ Lectures are *critical*:

- No textbook
- All course content (minus the labs) are contained in the lectures
- Problem sets based around lecture material
- Discussion sessions reinforce lecture material, provide example, problems and solutions.
- Slides available on website before the lecture
- Best practice is to download slides before lecture and annotate them during lecture (or simply take notes)
- Lectures intended to be interactive
 - Ask questions, offer comments! Tell me to slow down or speed up

Attend the lectures!



Class Textbooks No Required Book this semester



Recommended (previously required)



Recommended



Useful

□Useful LA lab reference (EE151/251A):

Erik Brunvand: Digital VLSI Chip Design with Cadence and Synopsys CAD Tools

Discussion Sessions

- □ Start this week (Friday)!
- Review of important concepts from lecture through worksheets (remember no text book)
- Help with problem sets
 F10-11AM, 3-4PM, 4-5PM
- □ Attend any one you would like.



Problem Sets

- Approximately 13 over the course of the semester (one per week, most weeks)
- Posted on Friday, due on Monday 11:59pm, 10 days later
- Essential to understanding of the material
 - Hence take them seriously!
 - Ok to discuss with colleagues but need to turn in your own work / write-up / explanations
- Late turn-in: 20% point deduction per day, except with *documented* medical excuse
- Solutions posted Friday of due week





- Enroll in FPGA or ASIC or both (or another in a later semester)
- □ ~5 FPGA / ~5 ASIC lab exercises, done solo
 - Lab report (check off) due by next lab session
- Design Project lasts ~7 weeks, done with partner
 - Project demo/interview during RRR week
 - Project report due a few days later
- All Labs start next week!





Exam 1 scheduled in evening. No lecture that day.



- □ (Tentative) Wed March 6, 6-9PM
- Exam 2 during normal final exam slot:
 Tuesday May 7, 11:30-2:30PM.

Exams formats (open/closed book, cheatsheet, etc. TBA)

Class Discussions

ed for interactions between Instructors and fellow students For fastest response post your questions on ed.

ed Dashboard		
Courses		<u>edstem.org</u>
	EECS 151/251A Introduction to Digital Design and Integrated Circuits	

(make sure to logon asap - if you don't want to miss any of the action) <u>https://edstem.org/us/courses/53359/discussion/</u>

Cheating Policy

- Details of our cheating policy on the class web site. Please read it and ask questions.
- If you turn in someone else's work as if it were your own, you are guilty of cheating. This includes problem sets, answers on exams, lab exercise checks, project design, and any required course turn-in material.
- Also, if you knowingly aid in cheating, you are guilty.
- We have software that compares your submitted work to others.
- However, it is okay to discuss with others lab exercises and the project (obviously, okay to work with project partner). Okay to discuss problem sets with others. But everyone must turn in their own work.
- Do not post your work on public repositories like github (private o.k.)
- If we catch you cheating, you will get negative points on the assignment: It is better to not do the work than to cheat!
 If it is a midterm exam, final exam, or final project, you get an F in the class.
 All cases of cheating reported to the office of student conduct.



Participation Points

- 1. Be present at lectures
 - ask questions, offer comments
- 2. Participation in discussion sessions
- 3. Post to ed

- help answer fellow student questions about problem sets, labs, project
- contribute testing or other code to help in project debug

Tips on How to Get a Good Grade

The lecture material is not the most challenging part of the course but is very important.

- You should be able to understand everything as we go along.
- Do not fall behind in lecture and tell yourself you "will figure it out later from the notes".
- Notes will be online before the lecture (usually the night before). Look at them before class.
- Ask questions in class and stay involved that will help you understand. Come to office hours to check your understanding or to ask questions.
- Complete all the homework problems even the difficult ones. Some problems go beyond lecture.
- The exams will test your depth of knowledge. You need to understand the material well enough to apply it in new situations.
- Take the labs very seriously. They are an integral part of the course.
- Choose your project partner carefully. Your best friend may not be the best choice!
- Most important (this comes from 30+ years of hardware design experience):
 - Be well organized and neat with homework, labs, project.
 - In lab, add complexity a little bit at a time always have a working design.
 - Don't be afraid to throw away your design and start fresh.

Getting Started

- Discussions start this week, labs next week.
- □ PS 1 assigned later this week
- □ Login to ed as soon as possible
- Register for your EECS151 class account at inst.eecs.berkeley.edu/webacct



Digital Integrated Circuits and Systems – **From the Past** to the Future



And then plenty more ...



Machine Learning Capabilities Scaled Directly with Hardware Advances

- Late 2000's renewed interest in NNs, now **deep**
- Driven by availability of high-performance hardware (GPUs)
- ML models and HW development fundamentally linked:
- Success in LLMs tied directly to massive hardware compute capability (Even more important than algorithm details?)

Example: LLMs GPT-4 trained on ~25,000 Nvidia A100 GPUs for 90-100 days, ~1.8 trillion parameters across 120 layers (~13T tokens in training) [https://archive.md/2RG8X]

- How can we continue to scale HW performance (efficiency) to the benefit of ML?
 - Scalable HW architectures + HW/Algorithm co-design





Cloud TPU v3 (45 TFLOP/s)

How did this all arise?

The Transistor Revolution





First transistor Bell Labs, Dec 1947

First Integrated Circuits (1958-59)



Jack Kilby, Texas Instruments

Bob Noyce, Fairchild



Moore's Law – The number of transistors on integrated circuit chips (1971-2016)



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)

The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Gordon Moore UCB B.S. Chemistry, 1950.

Process

Scaling

Moore's Law - applied to memory and logic



MOS in the 70s

1971 state of the art. Intel 2102, a 1kb, 1 MHz static RAM chip with 6000 nFETs transistors in a 10 µm process.





By 1971, "Moore's Law" paper was already 6 years

old

But the result was empirical.

Understanding the physics of scaling MOS transistor dimensions was necessary ...



1974: Dennard Scaling



IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-9, NO. 5, OCTOBER 1974

Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions

ROBERT H. DENNARD, MEMBER, IEEE, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, IEEE, V. LEO RIDEOUT, MEMBER, IEEE, ERNEST BASSOUS, AND ANDRE R. LEBLANC, MEMBER, IEEE

If we scale the gate length by a factor κ , how should we scale other aspects of transistor to get the "best" results?



Fig. 1. Illustration of device scaling principles with $\kappa = 5$. (a) Conventional commercially available device structure. (b) Scaled-down device structure.

Dennard

Scaling

Things we do: scale dimensions, doping, Vdd.



What we get: κ^2 as many transistors at the same power density!

Whose gates switch κ times faster!

SCALING	Results	FOR	Circuit	Performance

TABLE I

Device or Circuit Parameter	Scaling Factor
Device dimension t_{ox} , L, W	 1/κ
Doping concentration N_a	κ
Voltage V	$1/\kappa$
Current I	$1/\kappa$
Capacitance $\epsilon A/t$	$1/\kappa$
Delay time/circuit VC/I	$1/\kappa$
Power dissipation/circuit VI	$1/\kappa^2$
Power density VI/A	1

Power density scaling ended in 2003 (Pentium 4: 3.2GHz, 82W, 55M FETs).



The Key Benefit of Moore's Law Scaling: Cost

Ć



40

Modern IC Process



Transistor channel is a raised fin.

Gate controls channel from sides and top.

(12)	Unite Hu et al	d States Filed:	Patent Oct. 23, 2000	
(54)	FINFET 7 HAVING EXTEND SUBSTRA MANUFA	TRANSISTOR S A DOUBLE GA ING VERTICAI ATE AND METI CTURE	STRUCTURES TE CHANNEL LLY FROM A HODS OF	
(75)	Inventors:	Chenming Hu, Alamo; Tsu-Jae King, Fremont; Vivek Subramanian, Redwood City; Leland Chang, Berkeley; Xuejue Huang; Yang-Kyu Choi, both of Albany; Jakub Tadeusz Kedzierski, Hayward; Nick Lindert, Berkeley; Jeffrey Bokor, Oakland, all of CA (US); Wen-Chin Lee, Beaverton, OR (US)		

Semiconductor device fabrication



MOSFET scaling (process nodes) 10 µm – 1971 6 μm – 1974 3 µm – 1977 1.5 µm – 1981 1 µm – 1984 800 nm - 1987 600 nm - 1990 350 nm - 1993 250 nm - 1996 180 nm - 1999 130 nm – 2001 90 nm - 2003 65 nm - 2005 45 nm - 2007 32 nm - 2009 22 nm - 2012 14 nm – 2014 10 nm - 2016 7 nm – 2018 5 nm - 2020 3 nm – 2022 Future 2 nm ~ 2024

, 7nm State of the Art

As of September 2018, mass production of 7 nm devices has begun. The first mainstream 7 nm mobile processor intended for mass market use, the Apple A12 Bionic, was released at their September 2018 event. Although Huawei announced its own 7 nm processor before the Apple A12 Bionic, the Kirin 980 on August 31, 2018, the Apple A12 Bionic was released for public, mass market use to consumers before the Kirin 980. Both chips are manufactured by TSMC. AMD is currently working on their "Rome" workstation processors, which are based on the 7 nanometer node and feature up to 64 cores.

▶ 5nm

The 5 nm node was once assumed by some experts to be the end of Moore's law. Transistors smaller than 7 nm will experience quantum tunnelling through the gate oxide layer. Due to the costs involved in development, 5 nm is predicted to take longer to reach market than the two years estimated by Moore's law. Beyond 7 nm, it was initially claimed that major technological advances would have to be made to produce chips at this small scale. In particular, it is believed that 5 nm may usher in the successor to the FinFET, such as a gate-all-around architecture.

Although Intel has not yet revealed any specific plans to manufacturers or retailers, their 2009 roadmap projected an end-user release by approximately 2020. In early 2017, Samsung announced production of a 4 nm node by 2020 as part of its revised roadmap. On January 26th 2018, TSMC announced production of a 5 nm node by 2020 on its new fab 18. In October 2018, TSMC disclosed plans to start risk production of 5 nm devices in April 2019.

▶ 3.5nm

3.5 nm is a name for the first node beyond 5 nm. In 2018, IMEC and Cadence had taped out 3 nm test chips. Also, Samsung announced that they plan to use Gate-All-Around technology to produce 3 nm FETs in 2021.



Recent Cost Trend



ρ

 \bigcirc

CS150/EECS151 Project Complexity





2018 MIPS CPU Programmable SOC: dual-core ARM, 85K logic cells, 220 MACC



2000-2010 eTV tuner 10K's logic gates

2010-2017 MIPS CPU or BYO 1M logic gates



1995 MIDI synthesizer 1000's of logic gates

1980 Pong game 10's of logic gates





The other outcomes

Frequency Trends in Intel's Microprocessors

Frequency



46

Power Dissipation

Power Trends in Intel's Microprocessors



ρ

Power and Performance Trends



For reasons of power efficiency, performance scaling now comes from multiple cores and "accelerators", not from higher clock frequency.



The other Demon: Complexity

Complexity and Productivity Trends



Complexity outpaces design productivity

Courtesy, ITRS Roadmap

Cost Of Developing New Products



• These are non-recurring (NRE) costs, need to be amortized over the lifetime of a product

The answers

Design methodology!

- Abstraction
- Hierarchy
- Reuse

Computer Aided Design tools

Digital System Design: A few basic concepts

Example Digital Systems

• General Purpose Server





- Designed to maximize performance "Optimized for speed".
- Expensive and high power
- Handheld Calculator



- Usually designed to minimize cost. "Optimized for low cost"
- Of course, low cost comes at the expense of speed.

Example Digital Systems

Digital Watch



Designed to minimize power. Single battery must last for years.

- Low power operation comes at the expense of:
 - lower speed
 - higher cost

Design Space & Optimality "Pareto Optimal" Frontier Performance (tasks/sec) high-performance at high-cost Cost (# of components) low-performance at low-cost

Basic Design Tradeoffs



- Improve on one at the expense of the others
- Tradeoffs exist at every level in the system design
- Design Specification
 - Functional Description
 - Performance, cost, power constraints
- Designer must make the tradeoffs needed to achieve the function within the constraints

Hierarchy & Design Representation



Hierarchy in Designs - Complexity Control

Design Abstraction

 Hide details and reduce number of things to handle at any time

Modular design

- Divide and conquer
- Simplifies implementation and debugging





Design Methodologies

- Top-Down Design
 - Starts at the top (root) and works down by successive refinement.
- Bottom-up Design
 - Starts at the leaves & puts pieces together to build up the design.
- Which is better?
 - In practice both are needed & used
 - Top-down to handle the complexity (divide and conquer)
 - Bottom-up since structure influenced by available primitives (in a well designed system)



Digital Design: What's it all about?

- Given a functional description and performance, cost, & power constraints, come up with an implementation using a set of primitives.
- How do we learn how to do this?
 - 1. Learn about the primitives and how to use them.
 - 2. Learn about design representations.
 - 3. Learn formal methods and tools to manipulate the representations.
 - 4. Look at design examples.
 - 5. Use trial and error CAD tools and prototyping. Practice!
- Digital design is in some ways more an art than a science. The creative spirit is critical in combining primitive elements & other components in new ways to achieve a desired function.
- However, unlike art, we have objective measures of a design:

Performance Cost Power

End of Lecture 1