

EECS 151/251A Spring 2024 Digital Design and Integrated Circuits

Instructor: Wawrzynek

#### Lecture 14 - Exam1 Review

### Announcements


### □ Midterm Exam 6-9PM

- □ Latimer 120 (alternate seating)
- Exam covers Lectures 1 10 and HW 1 6 (Through CMOS circuits)
- One double sided handwritten sheet of paper allowed. No calculators.
- □ Neatness counts! Bring a ruler to help draw diagrams.
- Homework solutions posted through HW 6
- □ No homework due today
- □ HW7 posted, due next Monday.

# **Review with sample slides**

- Do not study only the following slides. These are just representative of what you need to know.
- □ Go back and study the entire lecture.


# Moore's Law – 2x transistors per 1-2 yr



#### Dennard

Scaling

Things we do: scale dimensions, doping, Vdd.



What we get:  $\kappa^2$  as many transistors at the same power density!

Whose gates switch  $\kappa$  times faster!

SCALING	RESULTS	FOR	Circuit	Performance

TABLE I

Device or Circuit Parameter	Scaling Factor
Device dimension $t_{ox}$ , L, W	1/κ
Doping concentration $N_a$	κ
Voltage V	$1/\kappa$
Current I	$1/\kappa$
Capacitance $\epsilon A/t$	1/κ
Delay time/circuit VC/I	1/к
Power dissipation/circuit VI	$1/\kappa^2$
Power density $VI/A$	1

Power density scaling ended in 2003 (Pentium 4: 3.2GHz, 82W, 55M FETs).


# **Design Space & Optimality** "Pareto Optimal" Frontier Performance (tasks/sec) high-performance at high-cost Cost (# of components) low-performance at low-cost



#### □**Non-recurring** engineering (NRE) costs aka recurring cost □ Cost to develop a design (product) - *people, tools, masks* aka NRE cost Amortized over all units shipped • E.g. \$20M in development adds \$.20 to each of 100M units fixed cost cost per IC = variable cost per IC +volume Recurring costs Cost to manufacture, test and package a unit Processed wafer cost is ~\$10k (around 16nm node) which yields: - 50-100 large FPGAs or GPUs - 200 laptop CPUs cost of die + cost of die test + cost of packaging- >1000 cell phone SoCs variable cost = final test yield

# **Relationship Among Representations**

\* Theorem: Any Boolean function that can be expressed as a truth table can be written as an expression in Boolean Algebra using AND, OR, NOT.





How do we convert from one to the other?

## **Logic Gate Restoration**

Example (look at 1-input gate, to keep it simple):

- □ Inverter acts like a "non-linear" amplifier
- □ The non-linearity is critical to restoration
- □ Other logic gates act similarly with respect to input/output relationship.






Actual Inverter voltage transfer characteristic (VTC)

# **Register Transfer Level Abstraction (RTL)**

#### Any synchronous digital circuit can be represented with:

- Combinational Logic Blocks (CL), plus
- State Elements (registers or memories)



• State elements are mixed in with CL blocks to control the flow of data.

 Sometimes used in large groups by themselves for "longterm" data storage.

# Implementation Alternative Summary

Full-custom:	All circuits/transistors layouts optimized for application.
Standard-cell (ASIC):	Small function blocks/"cells" (gates, FFs) automatically placed and routed.
Gate-array (structured ASIC):	Partially prefabricated wafers with arrays of transistors customized with metal layers or vias.
FPGA:	Prefabricated chips customized with loadable latches or fuses.
Microprocessor:	Instruction set interpreter customized through software.
Pomain Specific Processor:	Special instruction set interpreters (ex: DSP, NP, GPU, TPU).

What are the important metrics of comparison?

# **Hardware Description Languages**


- Basic Idea:
  - Language constructs describe circuits with two basic forms:
  - <u>Structural descriptions</u>: connections of components. Nearly one-to-one correspondence to with schematic diagram.
  - <u>Behavioral descriptions</u>: use high-level constructs (similar to conventional programming) to describe the circuit function.
- Originally invented for simulation.
  - "logic synthesis" tools exist to automatically convert to gate level representation.
  - High-level constructs greatly improves designer productivity.
  - However, this may lead you to falsely believe that hardware design can be reduced to writing programs\*

```
"Structural" example:
Decoder (output x0,x1,x2,x3;
   inputs a,b)
      wire abar, bbar;
      inv(bbar, b);
      inv(abar, a);
      and(x0, abar, bbar);
      and(x1, abar, b );
      and (x2, a, bbar);
      and(x3, a,
                    b);
"Behavioral" example:
Decoder (output x0,x1,x2,x3;
   inputs a,b)
      switch [a b]
           case 00: [x0 x1 x2 x3] = 0x8;
           case 01: [x0 x1 x2 x3] = 0x4;
           case 10: [x0 x1 x2 x3] = 0x2;
           case 11: [x0 x1 x2 x3] = 0x1;
      endswitch;
```

#### Warning: this is a fake HDL!

\*New tools and languages exist for this - called "high level synthesis".

#### **Review - Ripple Adder Example**



#### **Example - Ripple Adder Generator**

Parameters give us a way to generalize our designs. A module becomes a "generator" for different variations. Enables design/module reuse. Can simplify testing.

Declare a parameter with default value. module Adder(A, B, R); Note: this is not a port. Acts like a "synthesis-time" constant. parameter N = 4;input [N-1:0] A; Replace all occurrences of "4" with "N". input [N-1:0] B; output [N:0] R; variable exists only in the specification - not in the final circuit. wire [N:0] C; Keyword that denotes synthesis-time operations genvar i; For-loop creates instances (with unique names) generate for (i=0; i<N; i=i+1) begin:bit</pre> FullAdder add(.a(A[i],...b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i])); end

endgenerate


assign C[0] = 1'b0; assign R[N] = C[N];endmodule


```
Adder adder4 ( ... );
                        Overwrite parameter
Adder #(.N(64))
                        N at instantiation.
adder64 ( ... );
```


# **EECS151 Registers**


 All registers are "N" bits wide - the value of N is specified at instantiation

All positive edge triggered.









module REGISTER(q, d, clk);
 parameter N = 1;

module REGISTER\_CE(q, d, ce, clk);
 parameter N = 1;

On the rising clock edge if clock enable (ce) is 0 then the register is disabled (it's state will not be changed).

module REGISTER\_R(q, d, rst, clk);
 parameter N = 1;
 parameter INIT = {N{1'b0}};


On the rising clock edge if reset (rst) is 1 then the state is set to the value of INIT. Default INIT value is all 0's.

module REGISTER\_R\_CE(q, d, rst, ce, clk);
 parameter N = 1;
 parameter INIT = {N{1b'0}};

Reset (rst) has priority over clock enable (ce).


4-bit wrap-around counter clk 0, 1, 2, 3, 4, 5, 6, 7, 8, 4 value 9, 10, 11, 12, 13, 14, 15, 0, 1, ... reset I enable module counter(value, enable, reset, clk); output [3:0] value; input enable, reset, clk; wire [3:0] next; REGISTER\_R #(4) state (.q(value), .d(next), .rst(reset), .clk(clk)); assign next = value + 1; endmodule // counter

### **Example - Parallel to Serial Converter**




## Verilog to ASIC layout flow

□ "push-button" approach



# **FPGA Overview**

- Basic structure: two-dimensional array of logic blocks and flip-flops with a means for the user to configure (program):
  - 1. the interconnection between the logic blocks,
  - 2. the function of each block.




19

# **User Programmability**

#### □ Latches are used to:


- 1. control a switch to make or break cross-point connections in the interconnect
- 2. define the function of the logic blocks
- 3. set user options:
  - within the logic blocks
  - in the input/output blocks
  - global reset/clock
- "Configuration bit stream" is loaded under user control

• Latch-based (Xilinx, Intel/Altera, ...)




# **4-LUT Implementation**

- □ LUT size named by number of inputs
- n-bit LUT is implemented as a 2<sup>n</sup> x 1 memory:
  - inputs choose one of 2<sup>n</sup> memory locations.
  - memory locations (latches) are loaded with values from user's configuration bit stream.
  - Inputs to mux control are the LUT inputs.
- □ Result is a general purpose "logic gate".
  - n-LUT can implement any function of n inputs!




#### **Example Partition, Placement, and Route**



Two partitions. Each has single output, no more than 4 inputs, and no more than 1 flip-flop. In this case, inverter goes in both partitions.

Note: (with 4-LUTs) the partition can be arbitrarily large as long as it has not more than 4 inputs and 1 output, and no more than 1 flip-flop.



- **ASIC:** Higher NRE costs (10's of \$M). Relatively Low cost per die (10's of \$ or less).
- FPGAs: Low NRE costs. Relatively low silicon efficiency ⇒ high cost per part (> 10's of \$ to 1000's of \$).
- **Cross-over volume** from cost effective FPGA design to ASIC was often in the 100K range.

## Some Laws of Boolean Algebra

Duality: A dual of a Boolean expression is derived by interchanging OR and AND operations, and 0s and 1s (literals are left unchanged).

$$\{F(x_1, x_2, ..., x_n, 0, 1, +, \bullet)\}^D = \{F(x_1, x_2, ..., x_n, 1, 0, \bullet, +)\}$$

Any law that is true for an expression is also true for its dual.

Operations with 0 and 1: x + 0 = x x \* 1 = x x + 1 = 1 x \* 0 = 0Idempotent Law:  $x + x = xx \ x = x$ Involution Law: [x']' = xLaws of Complementarity: x + x' = 1  $x \ x' = 0$ Commutative Law: x + y = y + x  $x \ y = y \ x$ 

# **Algebraic Simplification**

Cout = a'bc + ab'c + abc' + abc

- = a'bc + ab'c + abc' + abc + abc
- = a'bc + abc + ab'c + abc' + abc
- = (a' + a)bc + ab'c + abc' + abc
- = [1]bc + ab'c + abc' + abc
- = bc + ab'c + abc' + abc + abc
- = bc + ab'c + abc + abc' + abc
- = bc + a(b' + b)c + abc' + abc
- = bc + a(1)c + abc' + abc
- = bc + ac + ab[c' + c]
- = bc + ac + ab[1]
- = bc + ac + ab

# **Canonical Forms**

- Standard form for a Boolean expression unique algebraic expression directly from a true table (TT) description.
- □ Two Types:
  - \* Sum of Products (SOP)
  - \* Product of Sums (POS)
  - <u>Sum of Products</u> (disjunctive normal form, <u>minterm</u> expansion). Example:

Minterms	а	b	С	f f'
a'b'c'	0	0	0	0 1
a'b'c	0	0	1	0 1
a'bc'	0	1	0	0 1
a'bc	0	1	1	1 0
ab'c'	1	0	0	1 0
ab'c	1	0	1	1 0
abc'	1	1	0	1 0
abc	1	1	1	10


One product (and) term for each 1 in f: f = a'bc + ab'c' + ab'c + abc' + abc f' = a'b'c' + a'b'c + a'bc'

(enumerate all the ways the function could evaluate to 1)


What is the cost?

## Karnaugh Map Method

Adjacent groups of 1's represent product terms



### **Multi-level Combinational Logic**



No convenient hand methods exist for multi-level logic simplification:


a) CAD Tools use sophisticated algorithms and heuristics


Guess what? These problems tend to be NP-complete


b) Humans and tools often exploit some special structure (example adder)


### NAND-NAND & NOR-NOR Networks

#### □ Mapping from AND/OR to NAND/NAND










# Finite State Machines (FSMs)

#### □ FSMs:


- Can model behavior of <u>any</u> <u>sequential circuit</u>
- Useful representation for designing sequential circuits
- As with all sequential circuits: output depends on present and past inputs
  - effect of past inputs represented by the current state
- Behavior is represented by State Transition Diagram:
  - traverse one edge per clock cycle.



ly-ha	nd L	Des	si	gn	P	rocess	; (b)	IN=0
	State 7	Frans	itio	n Tak	ole:			EVEN OUT=0
	present state	Ουτ	IN	next state			IN=1	IN=1
	EVEN EVEN ODD ODD	0 0 1 1	0 1 0 1	EVEI ODD ODD EVEI	)			ODD OUT=1
	Invent					sent states:	IN=0	Derive logic equations
	$\begin{array}{c c} \text{Let 0} = \text{EVEN state} \\ \hline present \ state \ (ps) & OUT & IN \\ \hline 0 & 0 & 0 \\ 0 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$			ate, 1 = ODD st <u>next state (ns)</u> 0 1 1 1	from table (how?): OUT = PS NS = PS xor IN			
				1	, O			


B

### FSM CL block rewritten




in=0


# **FSM Moore and Mealy Implementation Review**



### **One-hot encoded combination lock**



# Final product ...




"The planar process" Jean Hoerni, Fairchild Semiconductor 1958



# **Physical Layout**


- How do transistor circuits get "laid out" as geometry?
- What circuit does a physical layout implement?
- Where are the transistors and wires and contacts and vias?



# **Complex CMOS Gate**


 $OUT = D + A \cdot (B + C)$ 

 $OUT = D \cdot A + B \cdot C$ 




# 4-to-1 Transmission-gate Mux

- The series connection of pass-transistors in each branch effectively forms the AND of s1 and s0 (or their complement).
- Compare cost to logic gate implementation



# **Tri-state Buffers**



### Positive edge-triggered flip-flop

