

EECS 151/251A Spring 2024 Digital Design and Integrated Circuits

Instructor:

John Wawrzynek

Lecture 15: RISC-V Part 2

- immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- always zero, so no need to store it)

Implementir

- RISC-V Assembly Instruction, examp **beq rs1, rs2, label**
	- *stored in the immediate field(s)*

if rs1==rs2 pc ← pc + offset // offset computed by compiler/assembler and

• B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit

• The 12 immediate bits encode *even* 13-bit signed byte offsets (lowest bit of offset is

example:

beq x1, x2, L1

Review: Adding **sw** to datapath

Adding branches to datapath

Adding branches to datapath

Branch Comparator

-
-
- BrUn =1 selects unsigned comparison for BrLT, 0=signed

• BGE branch: $A \ge B$, if $!(A \lt B)$

RISC-V Immediate Encoding

Instruction Encodings, inst[31:0]

Implementing jalr Instruction (I-Format)

- jalr rd, rs, immediate
	- − Writes PC+4 to Reg[rd] (return address)
	- − Sets PC = Reg[rs1] + offset
	- − Uses same immediates as arithmetic and loads

■ *no* multiplication by 2 bytes

Review: Adding branches to datapath

Adding jalr to datapath

Adding jalr to datapath

Implementing **jal** Instruction

-
-
- JAL saves PC+4 in Reg[rd] (the return address) • Set $PC = PC + offset (PC-relative jump)$ • Target somewhere within \pm 2¹⁹ locations, 2 bytes apart − ±218 32-bit instructions
- Immediate encoding optimized similarly to branch instruction

12

Uses the "J-type" instruction format

Adding **jal** to datapath

Adding **jal** to datapath

Single-Cycle RISC-V RV32I Datapath

Controller Implementation:

❑ Control logic works really well as a case statement...

always @* begin op = instr[26:31]; imm = instr[15:0]; ...

 reg_dst = 1'bx; // Don't care

 reg_write = 1'b0; // By default don't write

 ... case (op) 6'b000000: begin reg_write = 1; ... end

 ...

Processor Pipelining

Program Execution Time

= (# instructions)(cycles/instruction)(seconds/cycle)

$=$ # instructions x CPI x T_C

• *T_c* is limited by the critical path (1w)

Single-Cycle Performance

- *Single-cycle critical path:* $T_c = t_q$ $_{PC}$ + t_{mem} + $max(t_{RFread}, t_{sext} + t_{mux})$ + t_{ALU} + *tmem + tmux + tRFsetup*
- *In most implementations, limiting paths are:* – *memory, ALU, register file.* $- T_c = t_q$ $_{PC}$ + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}

Pipelined Processor

• *Divide single-cycle processor into 5 stages:*

- *Use temporal parallelism*
- - *Fetch*
	- *Decode*
	- *Execute*
	- *Memory*
	- *Writeback*
- *Add pipeline registers between stages*

Single-Cycle

Pipelined

Single-Cycle and Pipelined Datapath

23

• *WriteReg must arrive at the same time as Result*

Pipelined Control

Same control unit as single-cycle processor Control delayed to proper pipeline stage 25

Pipeline Hazards

❑ Occurs when an instruction depends on results from previous instruction that hasn't completed. ❑ Types of hazards: – **Data hazard:** register value not written back to register file yet – **Control hazard:** next instruction not decided yet (caused by branches)

> We need to design ways to avoid hazards, else we pay the price in *CPI (cycles per instruction) and processor performance suffers.*

Processor Pipelining

IF1 IF2 ID X1 X2 M1 M2 WB

-
- **IF1 IF2 ID X1 X2 M1 M2 WB**
	-
	-
	-

Deeper pipeline example.

Deeper pipelines => less logic per stage => high clock rate. Deeper pipelines => more hazards => more cost and/or higher CPI. But*

Remember, Performance = # instructions X Frequencyclk / CPI

Cycles per instruction might go up because of unresolvable hazards.

**Many designs included pipelines as long as 7, 10 and even 20 stages (like in the <u>[Intel](http://en.wikipedia.org/wiki/Intel) Pentium 4</u>). The later "Prescott" and "Cedar Mill" Pentium 4 cores (and their [Pentium D](http://en.wikipedia.org/wiki/Pentium_D) derivatives) had a 31-stage pipeline.*

How about shorter pipelines ... Less cost, less performance (but higher cost efficiency)

3-Stage Pipeline

3-Stage Pipeline (used for FPGA/ASIC project)

The blocks in the datapath with the greatest delay are: IMEM, ALU, and DMEM. Allocate one pipeline stage to each:

Use PC register as address to IMEM and retrieve next instruction. Instruction gets stored in a pipeline register, also called "instruction register", in this case.

Use ALU to compute result, memory address, or branch target address.

Most details you will need to work out for yourself. Some details to follow ... In particular, let's look at hazards.

Access data memory or I/O device for load or store. Allow for setup time for register file write.

Data Hazard

Selectively forward ALU result back to input of ALU.

The fix:

• Need to add mux at input to ALU, add control logic to sense when to activate.

Memory value known here. It is written into the regfile on this edge. value needed here!

Load Hazard

add x7, x6, x5

add x7**, x6, x5**

The fix: Delay the dependent instruction by one cycle to allow the load to complete, send the result of *load directly to the ALU (and to the regfile). No delay if not dependent!*

lw x5, offset(x4

but needed here! branch address ready here

2. Assume branch "not taken", continue with instruction

The fix: 1. Always delay fetch of instruction after branch Several Possibilities: at PC+4, and correct later if wrong. and correct later if wrong.*

-
-
-

3. Predict branch taken or not based on history (state)

1. Simple, but all branches now take 2 cycles (lowers performance) 2. Simple, only some branches take 2 cycles (better performance) 3. Complex, very few branches take 2 cycles (best performance)

** MIPS defines "branch delay slot", RISC-V doesn't*

Branch address ready at end of X stage:

- *If branch "not taken", do nothing.*
-

• *If branch "taken", then kill instruction in I stage (about to enter X stage) and fetch at new target address (PC)*

Not taken

Taken

EECS151 Project CPU Pipelining Summary

❑ Pipeline rules:

- Writes/reads to/from DMem are clocked on the leading edge of the clock in the "M" stage
- Writes to RegFile at the end of the "M" stage
-
- Instruction Decode and Register File access is up to you. ❑ Branch: predict "not-taken"
- ❑ Load: 1 cycle delay/stall on *dependent* instruction
- ❑ Bypass ALU for data hazards
- ❑ More details in upcoming spec

3-stage pipeline

