

EECS 151/251A Spring 2024 Digital Design and Integrated Circuits

Instructor: John Wawrzynek

Lecture 16: Memory Circuits and Blocks

### **Announcements**

### Project spec



Outline SRAM DRAM **Memory Blocks** Multi-ported RAM **Combining Memory blocks FIFOs FPGA** memory blocks Caches Memory Blocks in the FPGA Project

# First, Some Memory Classifications:

- Hardwired (Read-only-memory- ROM)
- Programmable
  - Volatile
    - SRAM uses positive feedback (and restoration) to hold state
    - DRAM uses capacitive charge (only) to hold state
  - Non-volatile
    - Persistent state without power supplied
    - Ex: Flash Memory


### **Memory Circuits**

### Volatile Storage Mechanisms

These circuits represent the principles of storing a bit:

**Static** - feedback


**Dynamic** - charge




Circuit details differ, depending on application.

# **Generic Memory Block Architecture**

- Word lines used to select a row for reading or writing
- □ Bit lines carry data to/from periphery
- Core aspect ratio keep close to 1 to help balance delay on word line versus bit line
- Address bits are divided between the two decoders
- Row decoder used to select word line
- Column decoder used to select one or more columns for input/output of data




Storage cell could be either static or dynamic




### **Memory - SRAM**

- Used for on-chip memories. Caches, large register files, input/output buffers, ...
- Compatible with logic processes.


### 6-Transistor CMOS SRAM Cell







Complementary data values are written (read) from two sides





Cells stacked in 2D to form memory core. WLO WL2 \_ WL3 BL\_B ΒL BL\_B ΒL BL\_B ΒL

10

# 6T-SRAM — Older Layout Style

BL BLB








V<sub>DD</sub> and GND: in M1(blue) Bitlines: M2 (purple) Wordline: poly-silicon (red)

# Modern SRAM


#### Access Transistor








### SRAM read/write operations



# **SRAM Operation - Read**

- 1. Bit lines are "pre-charged" to VDD
- 2. Word line is driven high (pre-charger is turned off)
- 3. Cell pulls-down one bit line
- 4. Differential sensing circuit on periphery is activated to capture value on bit lines.




During read Q will get slightly pulled up when WL first goes high, but ...


• But by sizing the transistors correctly, reading the cell will not destroy the stored value

### **SRAM Operation - Write**

- 1. Column driver circuit on periphery differentially drives the bit lines
- 2. Word line is driven high (column driver stays on)
- 3. One side of cell is driven low, flips the other side




For successful write the access transistor needs to overpower the cell pullup. The transistors are sized to allow this to happen.




#### **Memory Periphery**


### **On-chip Memory**



#### ARM A5 Photo



### **Row Decoder**



L total address bits


- K for column decoding
- L-K for row decoding
- Row decoder expands L-K address lines into 2<sup>L-K</sup> word
- M bits per word
- □ Example: decoder for 8Kx8 memory block
  - □ core arranged as 256x256 cells
  - Need 256 AND gates, each driving one word line

each row has 32 8-bit words (8x32=256)

8K x 8 means 8K words of 8-bits each

In this case: L=13 total address bits ( $2^{L}=8K$ ), K=5 ( $2^{K}=32$ ), L-K=8 ( $2^{L-K}=256$ )

### **Row Decoders**



Collection of 2<sup>L-K</sup> logic gates, but need to be dense and fast.

Naive solution would require L-K input gates: Too big to pitch match to storage cells and too slow.

### **Predecoders**


$\overline{a_5}  \overline{a_4}  \overline{a_3}  \overline{a_2}  \overline{a_1}  \overline{a_0}$
$\overline{a_5} \overline{a_4} \overline{a_3} \overline{a_2} \overline{a_1} a_0$
$\overline{a_5} \overline{a_4} \overline{a_3} \overline{a_2} a_1 \overline{a_0}$
$\overline{a_5} \overline{a_4} \overline{a_3} \overline{a_2} a_1 a_0$
$\overline{a_5} \overline{a_4} \overline{a_3} a_2 \overline{a_1} \overline{a_0}$
$\overline{a_5} \overline{a_4} \overline{a_3} a_2 \overline{a_1} a_0$
$\overline{a_5} \overline{a_4} \overline{a_3} a_2 a_1 \overline{a_0}$
$\overline{a_5} \overline{a_4} \overline{a_3} a_2 a_1 a_0$

 $\begin{array}{c} a_5 \, a_4 \, a_3 \, a_2 \, \overline{a_1} \, \overline{a_0} \\ a_5 \, a_4 \, a_3 \, a_2 \, \overline{a_1} \, a_0 \\ a_5 \, a_4 \, a_3 \, a_2 \, a_1 \, \overline{a_0} \\ a_5 \, a_4 \, a_3 \, a_2 \, a_1 \, a_0 \end{array}$ 


#### Use a single gate for each of the shared terms

- E.g., from  $a_1, \overline{a_1}, a_0, \overline{a_0}$ generate four signals:
- $\overline{a_1} \, \overline{a_0} \,, \overline{a_1} \, a_0 \,, a_1 \, \overline{a_0} \,, a_1 \, a_0$
- $\Box$  Do same for  $a_5, a_4, a_3, a_2$
- In other words, we decode smaller groups of address bits first
  - And using the "predecoded" outputs to do the rest of the decoding

### **Predecoder and Decoder**



### Column "Decoder"




- □ Is basically a multiplexer
- Each row contains 2<sup>k</sup>
  words each M bits wide.
- Bit of each of the 2<sup>K</sup> are interleaved
  - □ ex: K=2, M=8

 $d_7c_7b_7a_7d_6c_6b_6a_6d_5c_5b_5a_5d_4c_4b_4a_4d_3c_3b_3a_3d_2c_2b_2a_2d_1c_1b_1a_1d_0c_0b_0a_0$ 

4 interleaved words A, B, C, D


### 4-input pass-transistor based Column Decoder (for read)




#### decoder shared across all 2<sup>K ×</sup> M row bits

Advantages: speed (Only one extra transistor in signal path, share sense amp)


# **Sense Amplifiers Speed Reading**



#### Idea: Use "Sense Amplifier"



### **Differential Sense Amplifier**



#### Classic Differential Amp structure - basis of opAmp

### **Differential Sensing – SRAM**

