

#### **EECS151/251A Fall 2024 Digital Design and Integrated Circuits**

Instructor: John Wawrzynek

Lecture 21: Adders

#### *Announcements*

- ❑ Homework 10 posted due next Wednesday
- ❑ 2 more weeks of lecture (including this week)
- ❑ Next week Monday guest lecture: Sandesh Bharadwaj, from Apple
- ❑ 1 more homework exercise



## *Outline*

- ❑ *"tricks with trees"*
- ❑ *Adder review, subtraction, carryselect*
- ❑ *Carry-lookahead*
- ❑ *Bit-serial addition, summary*



#### *Tricks with Trees*

#### *Reductions with Trees - Review*



*If each node (operator) is k-ary instead of binary, what is the delay?*

*Demmel - CS267 Lecture 6+*



❑ *What property of "+" are we exploiting?*

❑ *Other associate operators? Boolean operations? Division? Min/Max?*

#### *Parallel Prefix, or "Scan"*

□ If "<sup>+</sup>" is an associative operator, and  $x_0$ , ...,  $x_{p-1}$ are input data then *parallel prefix* operation computes:

$$
X_0, X_0 + X_1, X_0 + X_1 + X_2, ...
$$
  

$$
y_j = x_0 + x_1 + ... + x_j \text{ for } j=0,1,...,p-1
$$





#### *Adder review, subtraction, carry-select*

### *4-bit Adder Example*

❑ Motivate the adder circuit design by hand addition:

❑ Add a0 and b0 as follows:

a b  $\Gamma$  C *carry to next*   $0<sub>0</sub>$  $0<sub>0</sub>$ *stage*  $\Box$  $\overline{1}$  $1 \Omega$  $1 \quad 0$  $1\quad 0$  $1\quad1$  $\begin{bmatrix} 0 & 1 \end{bmatrix}$ *r = a XOR b = a* ⊕ *b c = a AND b = ab r = a* ⊕ *b* ⊕ *ci* 

$$
\begin{array}{r}\n \text{a3 a2} \text{a1} \\
\text{a3 b2} \text{b1} \text{b0} \\
+ \text{b3 b2} \text{b1} \text{b0} \\
\text{c r3 r2} \text{r1} \text{r0}\n \end{array}
$$

• Add a1 and b1 as follows:





*Carry-ripple Adder Revisited*

 $c_{\text{out}} = a_i c_{\text{in}} + a_i b_i + b_i c_{\text{in}} = c_{\text{in}}(a_i + b_i) + a_i b_i$ 

❑ 4-bit adder:

❑ Each cell:

 $r_i = a_i \oplus b_i \oplus c_{in}$ 



*"Full adder cell"*

### *Subtractor/Adder*

*A - B = A + (-B) How do we form -B? 1. complement B 2. add 1*  $b<sub>1</sub>$  $bn-1$  $b<sub>0</sub>$ **SUB**  $an-1$ a1  $a<sub>0</sub>$ n-bit adder cout  $\mathsf{c}$ ink  $\leftarrow$  $\dot{50}$  $sn-1$  $s<sub>1</sub>$ 

# *Delay in Ripple Adders*

❑ Ripple delay amount is a function of the data inputs:



❑ However, we usually only consider the worst case delay on the critical path. There is always at least one set of input data that exposes the worst case delay.

# *Adders (cont.)*

#### *Ripple Adder*



#### *T* α *n, Cost* α *n*

*How do we make it faster, perhaps with more cost?*

# *Carry Select Adder*



# *Carry Select Adder*

#### ❑ Extending Carry-select to multiple blocks



❑ What is the optimal # of blocks and # of bits/block?

- **EXECUTE:** If blocks too small delay dominated by total mux delay
- **EXECT:** If blocks too large delay dominated by adder ripple delay



 $T \alpha$  *sqrt(N)*, *Cost* ≈*2\*ripple + muxes*

# *Carry Select Adder*



❑ Compare to ripple adder delay:

 $T_{total}$  = 2 sqrt(N)  $T_{FA} - T_{FA}$  assuming  $T_{FA}$  =  $T_{MUX}$ 

For ripple adder  $T_{total} = N T_{FA}$ 

"cross-over" at N=3, Carry select faster for any value of N>3.

 $\Box$  Is sqrt(N) really the optimum?

- From right to left increase size of each block to better match delays
- $\blacktriangleright$  Ex: 64-bit adder, use block sizes [12 11 10 9 8 7 7], the exact answer depends on the relative delay of mux and FA



#### *Carry-lookahead and Parallel Prefix*

❑ How do we arrange carry generation to be associative? ❑ Reformulate basic adder stage:



❑ Ripple adder using p and g signals:



*pi*

*gi*

 *= ai*

 $a_i \oplus b_j$ 

 *bi*

 $\Box$  So far, no advantage over ripple adder:  $\Box$   $\alpha$  N

❑ "Group" propagate and generate signals:



- $\Box$  P true if the group as a whole propagates a carry to  $c_{out}$
- ❑ G true if the group as a whole generates a carry

$$
c_{out} = G + P c_{in}
$$

Group P and G can be generated hierarchically.





*p,g p = a*  ⊕ *b g = ab s = p*  ⊕ *ci*   $c_{i+1} = g + c_i p$ 

#### *8-bit Carry Lookahead Adder*

*Blocks without the slash, don't perform the carry operation*

$$
P_a, G_a
$$
\n
$$
P_b, G_b
$$
\n
$$
P_b, G_b
$$
\n
$$
P_b, G_b
$$
\n
$$
P_{out}
$$
\n
$$
P_{out}
$$
\n
$$
P_{out}
$$
\n
$$
G_{out} = G + c_{in}P
$$



### *Parallel-Prefix Review*

Lowest delay for a reduction is a balanced tree.

- *In cases where all intermediate values are required,*
- *one way is to use "Parallel Prefix" :*

*log2n log2n*  $y_7$  $y_{5}$  $y_3$ Уo  $y_1$  $y_0$ 



*Parallel Prefix requires that the operation be associative, but simple carry generation is not!* Can carry generation be made to be a kind of "reduction operation"?

 *.* 

 *.* 

 *.* 

#### *Parallel-Prefix Carry Look-ahead Adders*

❑ Ground truth specification of all carries directly (no grouping):

 $c_0 = 0$  $c_1 = g_0 + p_0c_0 = g_0$  $c_2 = g_1 + p_1c_1 = g_1 + p_1g_0$  $c_3 = g_2 + p_2c_2 = g_2 + p_2g_1 + p_1p_2g_0$  $c_4 = g_3 + p_3c_3 = g_3 + p_3g_2 + p_3p_2g_1 + p_4p_3p_2g_0$ 

$$
c_{i+1} = g_i + p_i c_i
$$



*Binary (G, P) associative operator*  *Assumes carry signal moving from right to left. Not communitive.*

#### *Can be used to form all carries!*

*25 Use binary (G,P) operator to form parallel prefix tree*

### *Parallel Prefix Adder Example*



 $= c_4$ 

*26*

#### *Other Parallel Prefix Adder Architectures*



*Brent-Kung adder: minimum area, but high logic depth*

*combining stages from the Brent-Kung and Kogge-Stone adder* 

# *Carry look-ahead Wrap-up*

- ❑ Adder delay Ο(logN).
- ❑ Cost?
- ❑ Can be applied with other techniques. Group P & G signals can be generated for sub-adders, but another carry propagation technique (for instance ripple) used within the group.
	- For instance on FPGA. Ripple carry up to 32 bits is fast, CLA used to extend to large adders. CLA tree quickly generates carry-in for upper blocks.



#### *Bit-serial Addition, Adder summary*

# *Bit-serial Adder*

#### ❑ Addition of 2 n-bit numbers:

- takes n clock cycles,
- uses 1 FF, 1 FA cell, plus registers
- the bit streams may come from or go to other circuits, therefore the registers might not be needed.



- *A, B, and R held in shift-registers. Shift right once per clock cycle.*
- *Reset is asserted by controller.*

### *Adders on FPGAs*

- Dedicated carry logic provides fast arithmetic carry capability for highspeed arithmetic functions.
	-
- On Virtex-5<br>• Cin to Cout (per bit)  $delay = 40ps$ , versus 900ps for F to X delay.
	- $\cdot$  64-bit add delay = 2.5ns.



### *Adder Final Words*



*\* not counting shift registers*

- $\Box$  Dynamic energy per addition for all of these is  $O(n)$ .
- ❑ "O" notation hides the constants. Watch out for this!
- ❑ The "real" cost of the carry-select is at least 2X the "real" cost of the ripple. "Real" cost of the CLA is probably at least 2X the "real" cost of the carry-select.
- ❑ The actual multiplicative constants depend on the implementation details and technology.
- ❑ FPGA and ASIC synthesis tools will try to choose the best adder architecture automatically assuming you specify addition using the "+" operator, as in "assign  $A = B + C$ "