

### **EECS151/251A Spring 2024 Digital Design and Integrated Circuits**

Instructor: John Wawrzynek

Lecture 24: Clocks, Wrapup

# *Announcements*

- ❑ Homework assignment 10 due today.
- ❑ HW 11 final problem set posted, due May 3.
- ❑ Final project checkoffs will be Wed of next week (RRR).
- ❑ Final reports will be due Wed at midnight of exam week.
- ❑ Apple has generously offered to provide prizes for the best projects this semester:
	- ❑ *The top ASIC project (2 students), & the top 3 FPGA projects (6 students)*
	- ❑ *The student can choose either an Apple Watch (SE GPS, 40mm) or Airpod Pro.*





Clock non-idealities Clock Distribution Wrap up



### **Synchronous Timing - Review**

# *Synchronous Timing*



# *Register Timing Parameters*



*Output delays can be different for rising and falling data transitions 6*

# *Timing Constraints*



# *Timing Constraints*





### **Clock Nonidealities**

# *Clock Nonidealities*

### □ Clock skew:  $t_{SK}$

■ Time difference between the sink (receiving) and source (launching) clock edge; deterministic + random

### ❑ **Clock jitter**

- **EXECUTE:** Temporal variations in consecutive edges of the clock signal; modulation + random noise
- Cycle-to-cycle (short-term)  $t_{JS}$
- Long term  $t_{JL}$

### ❑ **Variation of the pulse width**

**• Important for level sensitive clocking** 

### *These create clock "uncertainty"*



# *Clock Uncertainties*

#### *Sources of clock uncertainty*



# *Clock Skew and Jitter*

❑ Both skew and jitter affect the effective cycle time and the hold time (race margin)



### *Positive Skew Launching edge arrives before the receiving edge*



# *Negative Skew Receiving edge arrives before the launching edge*





# *Timing Constraints*



*Minimum cycle time:*   $T_{clk} + \delta = t_{clk-q,max} + t_{setup} + t_{logic,max}$ 

*Skew may be negative or positive*

# *Timing Constraints*



 $t_{(clk-q,min)} + t_{(logic,min)} > t_{hold} + \delta$ 

*Skew may be negative or positive*

# *Clock Constraints in Edge-Triggered Systems*

**If launching edge is late and receiving edge is early, the data will not be too late if:**

$$
t_{clk-q,max} + t_{logic,max} + t_{setup} < T_{CLK} - t_{JS,1} - t_{JS,2} + \delta
$$

**Minimum cycle time is determined by the maximum delays through the logic**

$$
t_{clk-q, max} + t_{logic, max} + t_{setup} - \delta + 2t_{JS} < T_{CLK}
$$

**Skew can be either positive or negative** 

*Skew and Jitter are often expressed together as "uncertainty"*

# *Datapath with Feedback*





### **Clock Distribution**

# *Clock Distribution*

❑ Single clock generally used to synchronize all logic on the same chip (or region of chip)

- Need to distribute clock over the entire region
- While maintaining low skew/jitter
- And without burning too much power

# *Clock Distribution*

❑ What's wrong with just routing wires to every point that needs a clock?



*H-Tree*



Equal wire length/number of buffers to get to every location

# *More realistic ASIC H-tree*



### *[Restle98]*



control are visible at this scale. Delay



# *Clocks have dedicated wires (low skew)*



*From: Xilinx Spartan 3 data sheet. Virtex is similar.*

# *End of Course Content*

# *Why Study and Learn Digital Design?*

- ❑ We expect that many of you will eventually be employed as designers.
	- *Digital design is not a spectator sport.* The only way to learn it, and to appreciate the issues, is to do it.
	- To a large extent, it comes with practice/experience (this course is just the beginning).
	- **.** Another way to get better is to study other designs. Not time to do much of this during the semester, but a good practice for later.
- ❑ However, a significant percentage of our graduates will not be digital designers. What's in it for them?
	- Better manager of designers, marketers, field engineers, etc.
	- Better researcher/scientist/designer in related areas
		- –Software engineers, fabrication process development, etc.

### *In What Context Will You be Designing?*

*Engineers learn so that they can build. Scientists build so that they can learn.*

❑ Electronic design is a critical tool for most areas of pure science:

- Astrophysics special electronics used for processing radio antenna signals.
- Genomics special processing architectures for DNA string matching.
- In general sensor processing, control, and number crunching.
- Machine Learning now relies heavily on special hardware.
- **In some fields, computation has replaced experimentation particle physics, world** weather prediction (fluid dynamics).

❑ In computer engineering, prototypes often designed, implemented, and studied to "prove out" an idea. Common within universities and industrial research labs. Lessons learned and proven ideas often transferred to industry through licensing, technical communications, or startup companies.

■ RISC processors were first proved out at Berkeley and IBM Research

# *Designs in Industry*

❑ Of course, companies are the primary employer of designers. Provide some useful products to society or government and make a profit for the shareholders.

### ❑ Interesting recent shift

- All software giants now have hardware design teams (embedded and chips)
- Google, Amazon, Facebook, Microsoft, …



#### **Global Electronic System Production**  $($1.62T, 2018F)$

# *Top Ten Big Ideas from EECS151*

- **1. Modularity and Hierarchy** is an important way to describe and think about digital systems.
- **2. Parallelism** is a key property of hardware systems and distinguishes them from serial software execution.
- **3. Clocking** and the use of state elements (latches, flip-flops, and memories) control the flow of data.
- **4. Cost/Performance/Power tradeoffs** are possible at all levels of the system design.
- **5. Boolean Algebra** and other logic representations.
- 6.Hardware Description Languages **(HDLs) and Logic Synthesis** are a central tool for digital design.
- **7.Datapath + Controller** is a effective design pattern.
- **8.Finite State Machines** abstraction gives us a way to model any digital system – used for designing controllers.
- **9.Arithmetic circuits** are often based on "long-hand" arithmetic techniques.
- **10.FPGAs + ASICs** give us a convenient and flexible implementation technology.

# *Important Topics We Didn't Cover*

- ❑ Design Verification and Testing
	- **.** Industrial designers spend more than half their time testing and verifying correctness of their designs.
		- Some of this covered in the lab and guest lecture. Didn't cover rigorous testing procedures.
	- Most industrial products are designed from the start for testability. Important for design verification and later for manufacturing test.
	- Related: Fault modeling and fault tolerant design.
- ❑ Other High-level Optimization Techniques
	- High-level Synthesis now starting to catch on
- ❑ Other High-level Architectures: GPUs, video processing, network routers, …

#### ❑ Asynchronous Design

# *Most Closely Related Courses*

❑ CS152 Computer Architecture and Engineering

- Design and Analysis of Microprocessors
- Applies basic design concepts from EECS151
- ❑ EE251B Advanced Digital Integrated Circuits and **Systems** 
	- Transistor-level design of ICs
	- More on Advanced ASIC Tool use

❑ EE 194/290C: The Tapeout Class

#### **EECS Circuits/Computer Hardware Course Flow Map**



# *Future Design Issues*

- ❑ Automatic High-level synthesis (HLS) and optimization (with micro-architecture synthesis) and hardware/software co-design.
- ❑ Machine Learning and Digital Design:
	- Can ML techniques help us design better systems or do it more quickly?
- ❑ Current practice is "system on a chip" (SOC) design methodology:
	- **Pre-designed subsystems (processor cores, bus controllers, memory systems, network** interfaces, etc. ) connected with standard on-chip interconnect or bus.
	- Strong emphasis on "accelerators" for energy efficiency and performance.
- ❑ A number of alternatives to silicon VLSI have been proposed, including techniques based on:
	- Carbon nanotubes<sup>1</sup>, molecular electronics, quantum mechanics, and biological processes.
	- Quantum computing is on the horizon.<sup>2</sup>
	- How will these change the way we design systems?

*<sup>1.</sup> In 2012, IBM produced a sub-10 nm [carbon nanotube transistor](https://en.wikipedia.org/wiki/Carbon_nanotube_field-effect_transistor) that outperformed silicon on speed and power. "The superior low-voltage performance of the sub-10 nm CNT transistor proves the viability of nanotubes for consideration in future aggressively scaled transistor technologies", according to the abstract of the paper in [Nano Letters](https://en.wikipedia.org/wiki/Nano_Letters).*

*<sup>2.</sup> McKinsey has estimated that 5,000 quantum computers will be operational by 2030 but that the hardware and software necessary for handling the most complex problems won't be available until 2035 or later.*

# *Final Exam and Project Info*

### ❑ **Exam held Tue, May 7 • 11:30A - 2:30P • Physics Building 3, Evans 60**

- ❑ "Comprehensive" Final Exam
- ❑ Emphasis on second half (~2/3), but some coverage of first half  $(\sim 1/3)$
- ❑ Same format as Exam 1. Closed-book and notes, one page of notes.

❑ Project interviews: Thursday of RRR week, 5/1. Signup! ❑ Project final reports due Monday 5/8, midnight.

# *Exam Topics from Second Half*

*How to Design a RISC-V Single-Cycle Processor from the ISA*

# Single-Cycle RISC-V RV32I Datapath



38

#### *Processor Pipelining Hazards and Mechanisms*

### *Pipelined Processor*



*Sources of Power and Energy consumption in Digital ICs*



### **Some low-power design techniques**

- **Parallelism and pipelining**
- 
- **Power-down idle transistors**
- 
- **Slow down non-critical paths**



*Principles Behind 4 Low-power Design Techniques*



This magic trick brought to you by Cory Hall ...

### *Memory Architecture Overview Memory Block Internal Architecture*

- ❑ **Word lines** used to select a row for reading or writing
- ❑ **Bit lines** carry data to/from periphery
- ❑ **Core** *aspect ratio* keep close to 1 to help balance delay on word line versus bit line
- ❑ **Address bits** are divided between the two decoders
- ❑ **Row decoder** used to select word line
- ❑ **Column decoder** used to select one or more columns for input/output of data



### *SRAM read/write operations SRAM Cell and Read/Write Operation*



44

*Memory Block Periphery Circuits*



❑ Decoders ❑ Sense Amplifiers ❑ Input/Output Buffers ❑ Control / Timing Circuitry

# *Memory Decoder Design*

*Row Decoder* • Expands L-K address lines into 2L-K word lines



- ❑ Example: decoder for 8Kx8 memory block
	- ❑ core arranged as 256x256 cells
	- ❑ Need 256 AND gates, each driving one word line

### *1-Transistor DRAM Cell DRAM Cell and Read/Write Operation*



Write: C s is charged or discharged by asserting WL and BL.<br>Read: Charge redistribution takes places between bit line and storage capacitance

 $C_{\rm s}$  << C<sub>BL</sub> Voltage swing is small; typically around 250 mV.

#### ❑ To get sufficient Cs, special IC process is used

- ❑ Cell reading is destructive, therefore read operation always is followed by a write-back
- □ Cell looses charge (leaks away in ms highly temperature dependent),  $47$ therefore cells occasionally need to be "refreshed" - read/write cycle

#### *Dual-ported Memory Internals Dual-port Memory Architecture*

- ❑ Add decoder, another set of read/ write logic, bits lines, word lines:
- *Example cell: SRAM*



• *This scheme extends up to a couple more ports, then need to add additional transistors.*



*Cascading Memory blocks for More Width, Depth, and Ports* 

### *Cascading Memory-Blocks*

How to make larger memory blocks out of smaller ones.

Increasing the depth. Example: given 1Kx8, want 2Kx8



49

### *FIFO Implementation Details FIFO Implementation*

- *Assume, dual-port memory with asynchronous read, synchronous write.*
- *Binary counter for each of read and write address. CEs (count enable) controlled by WE and RE.*
- *Equal comparator to see when pointers match.*
- *State elements for FULL and EMPTY flags:*



• *Control logic (FSM) with truth-table (draft) shown to left.*

*\* Actually need 2 signals: "will be equal after read" and "will be equal after write"* 

#### Time-Multiplexing *Serialization versus Parallelization in Iterative Computations*

- *Time multiplex* single ALU for all adds and multiplies:
- Attempts to minimize cost at the expense of time.
	- Need to add extra register, muxes, control.



If we adopt above approach, we can then consider the combinational hardware circuit diagram as an *abstract computation-graph*.





• This time-multiplexing "covers" the computation graph by performing the action of each node one at a time. (Sort of *emulates* it.)

#### Limits on Pipelining *Principles of Pipelining and Restrictions of Loops*

- Without FF overhead, throughput improvement  $\alpha \#$  of stages.
- After many stages are added FF overhead begins to dominate:



- Other limiters to effective pipelining:# of stages
	- clock skew contributes to clock overhead
	- unequal stages
	- FFs dominate *cost*
	- clock distribution power consumption
	- feedback (dependencies between loop iterations)

#### Pipelining Loops with Feedback *Principles of Pipelining and Restrictions of Loops*

*"Loop carry dependency"*



53



*5. Optimization, Architecture #4*



- ❑ Incremental cost:
	- Addition of another register & mux, adder mux, and control.
- ❑ Performance: find max time of the four actions
	-

1. X  $\n **Memory[NUMA],**\n 0.5+1+10+1+0.5 = 13ns$ NUMA $\leftarrow$ NEXT+1; same for all  $\Rightarrow$  T>13ns, F<77MHz

2. NEXT 
Whethermory [NEXT], SUM<sup>e</sup>SUM+X;

#### *Carry Select Adder Carry Select Adder Design*

❑ Extending Carry-select to multiple blocks



❑ What is the optimal # of blocks and # of bits/block?

- **EXECUTE:** If blocks too small delay dominated by total mux delay
- **EXECUTE:** If blocks too large delay dominated by adder ripple delay



 $T \alpha$  *sqrt(N)*, *Cost* ≈2\*ripple + muxes



# *Bit-serial Adder*



#### *Bit-Serial Addition*

- *A, B, and R held in shift-registers. Shift right once per clock cycle.*
- *Reset is asserted by controller.*

- ❑ Addition of 2 n-bit numbers:
	- takes n clock cycles,
	- uses 1 FF, 1 FA cell, plus registers
	- the bit streams may come from or go to other circuits, therefore the registers might not be needed.

#### *Combinational Multiplier (unsigned)* X3 X2 X1 X0 \* Y3 Y2 Y1 Y0 -------------------- X3Y0 X2Y0 X1Y0 X0Y0 + X3Y1 X2Y1 X1Y1 X0Y1 + X3Y2 X2Y2 X1Y2 X0Y2 multiplicand multiplier Partial products, one for each bit in multiplier (each bit needs just one *Array Multiplier Design*



#### Carry-Save Addition *Carry Save Addition*

- Speeding up multiplication is a matter of speeding up the summing of the partial products.
- "Carry-save" addition can help.
- Carry-save addition passes the carries to the output, ratherthan propagating them.

Example: sum three numbers,  $3_{10}$  = 0011,  $2_{10}$  = 0010,  $3_{10}$  = 0011

 310 0011 + 210 0010 c 0100 = 410 s 0001 = 110 310 0011 c 0010 = 210 s 0110 = 610 1000 = 810 carry-save add carry-save add carry-propagate add

- In general, *carry-save* addition takes in 3 numbers and produces 2.
	- Sometimes called a "3:2 compressor": 3 input signals into 2 in a potentially lossy operation
- Whereas, *carry-propagate* takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition

### *2's Complement Multiplication Signed Multiplication*



60

### *Canonic Signed Digit Representation CSD Multiplier Design*

- □ CSD represents numbers using 1,  $\overline{1}$ , & 0 with the least possible number of non-zero digits.
	- Strings of 2 or more non-zero digits are replaced.
	- Leads to a unique representation.
- ❑ To form CSD representation might take 2 passes:
	- First pass: replace all occurrences of 2 or more 1's:

01..10 by 10..10

- Second pass: same as above, plus replace 0110 by 0010 and 0110 by 0010  $-$
- ❑ Examples:

*0010111 = 23 0011001 0101001 = 32 - 8 - 1 011101 = 29 100101 = 32 - 4 + 1 0110110 = 54 1011010 1001010 = 64 - 8 - 2*

❑ Can we further simplify the multiplier circuits?

### *Log Shifter / Rotator Log and Barrel Shifters Design and Analysis*

□ Log(N) stages, each shifts (or not) by a power of 2 places,  $S=[s_2;s_1;s_0]$ :



# *Barrel Shifter Log and Barrel Shifters Design and Analysis*



decoder)

### *Clock Constraints in Edge-Triggered Systems Effect of Clock Uncertainties on Maximum Clock Frequency*

**If launching edge is late and receiving edge is early, the data will not be too late if:**

$$
t_{clk-q,max} + t_{logic,max} + t_{setup} < T_{CLK} - t_{JS,1} - t_{JS,2} + \delta
$$

**Minimum cycle time is determined by the maximum delays through the logic**

$$
t_{clk-q, max} + t_{logic, max} + t_{setup} - \delta + 2t_{JS} < T_{CLK}
$$

**Skew can be either positive or negative**  Jitter t<sub>JS</sub> usually expressed as peak-to-peak or n x RMS value

# *Clock Constraints in Edge-Triggered Systems*

**If launching edge is early and receiving edge is late:**

 $t_{clk\text{-}a,min} + t_{loqic,min} - t_{IS,1} > t_{hold} + t_{IS,2} + \delta$ 

**Minimum logic delay** 

 $t_{clk-q,min} + t_{logic,min} > t_{hold} + 2t_{IS} + \delta$ **(This assumes jitter at launching and receiving clocks are independent – which usually is not true)**

### *Clock Uncertainties Source of Clock Uncertainties*

*Sources of clock uncertainty*



66



*Principles of Good Clock Distribution*



Equal wire length/number of buffers to get to every location









**UCS2: Daniel Endraws**  FPGA Labs, OH: TBA



Discussion, ASIC Lab,

**TA: Justin Kalloor**  Discussion, PS, OH: TBA

**UCS2: Kevin He**  Discussion, ASIC Lab, web, OH: TBA





**UCS2: Dhruv Vaish**  FPGA Lab, Discussion, OH: TBA

**UCS2: Rohit Kanagal**  FPGA Lab, OH: TBA

68 **UCS1: Allen Chen**  PS grading, Discussion, PS grading, OH: TBAOH: TBA **UCS1: Reuben Thomas** 



❑ Special thanks to our TAs, UCS1s, UCS2s, …

□ Good luck finishing up your project and on the final!

❑ Thanks for a great semester!