


### EECS 151/251A Spring 2024 Digital Design and Integrated Circuits

Instructor: John Wawrzynek

### Lecture 8: Finite State Machines




### **Finite State Machines**

# Finite State Machines (FSMs)

#### □ FSMs:


- Can model behavior of <u>any</u> <u>sequential circuit</u>
- Useful representation for designing sequential circuits
- As with all sequential circuits: output depends on present and past inputs
  - effect of past inputs represented by the current state
- Behavior is represented by State Transition Diagram:
  - traverse one edge per clock cycle.



# **FSM Implementation**

- □ Flip-flops form *state register*
- number of states ≤ 2<sup>number</sup> of flipflops
- CL (combinational logic) calculates next state and output
- Remember: The FSM follows exactly one edge per cycle.


Later we will learn how to implement in Verilog. Now we learn how to design "by hand" to the gate level.




## FSM Example: Parity Checker

A string of bits has "even parity" if the number of 1's in the string is even.


Design a circuit that accepts a infinite serial stream of bits, and outputs a 0 if the parity thus far is even and outputs a 1 if odd:



Next we take this example through the "formal design process". But first, can you guess a circuit that performs this function?



- transition on each cycle with each new input, over exactly one arc (edge).
- Output depends on which state the circuit is in.



ly-ha	nd [	Des	si	gn	P	rocess	(b)	IN=0		
	State 7	Frans	itio	n Tak	ole:	EVEN OUT=0				
	present state	Ουτ	IN	IN next state 0 EVEN 1 ODD 0 ODD 1 EVEN		IN=1 ODD OUT=1 IN=0				
	EVEN EVEN ODD ODD	0 0 1 1	1 0							
Invent a code to represent states: Let 0 = EVEN state, 1 = ODD state										
	present state (ps) 0 1 1			OUT IN 0 0		next state (ns)		from table (how?): OUT = PS		
				0		1		NS = PS xor IN		
				1 1	0 1	1 0				


B

# **By-hand Design Process (c)**

Logic equations from table: OUT = PS NS = PS xor IN

□ Circuit Diagram:

- XOR gate for NS calculation
- Flip-Flop to hold present state
- no logic needed for output in this example.



## "Formal" By-hand Design Process

Review of Design Steps:

- 1. Specify circuit function (English)
- 2. Draw state transition diagram
- 3. Write down symbolic state transition table
- 4. Write down encoded state transition table
- 5. Derive logic equations
- 6. Derive circuit diagram


Register to hold state

Combinational Logic for Next State and Outputs



### Another FSM Design Example

# **Combination Lock Example**




□ Used to allow entry to a locked room:

2-bit serial combination. Example 01,11:

- 1. Set switches to 01, press ENTER
- 2. Set switches to 11, press ENTER
- 3. OPEN is asserted (OPEN=1).

If wrong code, ERROR is asserted (after second combo word entry).

### **Combinational Lock STD**




## **Symbolic State Transition Table**


RESET	ENTER	COM1	COM2	Preset State	Next State	OPEN	ERROR
0	0	*	*	START	START	0	0
0	1	0	*	START	BAD1	0	0
0	1	1	*	START	OK1	0	0
0	0	*	*	OK1	OK1	0	0
0	1	*	0	OK1	BAD2	0	0
0	1	*	1	OK1	OK2	0	0
0	*	*	*	OK2	OK2	1	0
0	0	*	*	BAD1	BAD1	0	0
0	1	*	*	BAD1	BAD2	0	0
0	*	*	*	BAD2	BAD2	0	1
1	*	*	*	*	START	0	0

\* represents "wild card" - expands to all combinations


Decoder logic for checking combination (01,11):




### **Encoded ST Table**



- Assign states: START=000, OK1=001, OK2=011 BAD1=100, BAD2=101
- Omit reset. Assume that primitive flip-flops has reset input.
- Rows not shown have don't cares in output. Correspond to invalid PS values.




• What are the output functions for OPEN and ERROR?




### **Moore Versus Mealy Machines**

# **FSM Implementation Notes**

All examples so far generate output based only on the present state, commonly called a "Moore Machine":



If output functions include both present state and input then called a "Mealy Machine":




### **Finite State Machines**

Example: Edge Detector


Bit are received one at a time (one per cycle), such as:  $000111010 \quad time \longrightarrow$ 

Design a circuit that asserts its output for one cycle when the input bit stream changes from 0 to 1.


We'll try two different solutions: Moore then Mealy.





### **State Transition Diagram Solution A - Moore**





### Solution A, circuit derivation













# **Solution B - Mealy**

Output depends not only on PS but also on input, IN



What's the intuition about this solution?



- Solution A: both edges of output follow the clock
- Solution B: output rises with input rising edge and is asynchronous wrt the clock, output fails synchronous with next clock edge


# **FSM Comparison**

#### Moore Machine

- □ output function only of PS
- □ maybe <u>more</u> states
- □ synchronous outputs
  - Input glitches not send at output
  - one cycle "delay"
  - full cycle of stable output


#### Mealy Machine

- output function of both PS & input
- maybe fewer states
- asynchronous outputs
- if input glitches, so does output
- output immediately available
- output may not be stable long enough to be useful (below):



If output of Mealy FSM goes through combinational logic before being registered, the CL might delay the signal and it could be missed by the clock edge (or violate setup time requirement)


### **FSM Moore and Mealy Implementation Review**



23

### **Final Notes on Moore versus Mealy**

- A given state machine *could* have *both* Moore and Mealy style outputs. Nothing wrong with this, but you need to be aware of the timing differences between the two types.
- 2. The output timing behavior of the Moore machine can be achieved in a Mealy machine by "registering" the Mealy output values:




Mealy Machine

## State Assignment

- When FSM implemented with gate logic, number of gates will depend on mapping between symbolic state names and binary encodings
  - Ex: combination lock FSM
    - □ 5 states, 3 bits
    - my assignment START=000, OK1=001, OK2=011, BAD1=100, BAD2=101
    - only one of 6720 3-bit assignments


(5 states = 8 choices for first state, 7 for second, 6 for third, 5 for forth, 4 for last = 6720 different encodings)




### **State Assignment**

#### Pencil & Paper Heuristic Methods

#### State Maps: similar in concept to K-maps If state X transitions to state Y, then assign "close" assignments to X and Y



# State Encoding




 In general:
 # of possible FSM states = 2<sup># of Flip-</sup> Example:

state1 = 01, state2 = 11, state3 = 10, state4 = 00


- However, sometimes more than log<sub>2</sub>(# of states) FFs are used, to simplify logic at the cost of more FFs.
- □ Extreme example is <u>one-hot state encoding</u>.

# State Encoding

- One-hot encoding of states.
- □ One FF per state.
- $\Box$  On a transition from state *i* to *j*, a 1 moves from FF<sub>i</sub> to FFi



STATE1: 001 STATE2: 010 STATE3: 100




#### □ Why one-hot encoding?

- Simple design procedure.
  - Circuit matches state transition diagram (example next page).
- Often can lead to simpler and faster "next state" and output logic.
- □ Why not do this?
  - Can be costly in terms of Flip-flops for FSMs with large number of states.
- FPGAs are "Flip-flop rich", therefore one-hot state machine encoding is often a good approach.


### **One-hot encoded FSM**


□ Even Parity Checker Circuit:



## Think about moving a single token from state to state.

### **One-hot encoded combination lock**





### **FSMs in Verilog**

### **General FSM Design Process with Verilog Implementation**

Design Steps:

- 1. Specify circuit function (English)
- 2. Draw state transition diagram
- 3. Write down symbolic state transition table
- 4. Assign encodings (bit patterns) to symbolic states

5. Code as Verilog behavioral description

- ✓ Use parameters to represent encoded states.
- ✓ Use register instances for present-state plus CL logic for next-state and outputs.
- ✓ Use case for CL block. Within each case section (state) assign all outputs and next state value based on inputs. Note: For Moore style machine make outputs dependent only on state not dependent on inputs.

### **Finite State Machines**

module FSM1(clk, rst, in, out); input clk, rst; input in; Must use reset to force to initial state. re

in=0 in=0 in=0 in=0 in=1 in=1 in=1 in=1 in=1

out=0


// Defined state encoding: localparam IDLE = 2'b00; localparam S0 = 2'b01; localparam S1 = 2'b10;
Constants local to this module.

reg out; out not a register, but assigned in always block
reg [1:0] next\_state; Combinational logic
wire [1:0] present\_state; signals for transition.

// state register
REGISTER\_R #(.N(2), .INIT(IDLE)) state
(.q(present\_state), .d(next\_state), .rst(rst));


An always block should be used for combination logic part of FSM. Next state and output generation. out=1

in=1




### **Edge Detector Example**

#### Mealy Machine




<u>Moore Machine</u>

CL blo	ck (original)
always @(p	present_state or in)
case (pre	esent_state)
IDLE :	begin
	out = 1b0;
	<pre>if (in == 1'b1) next_state = S0;</pre>
	else next_state = IDLE;
e	end
S0 :	begin
	out = 1b0;
	if (in == 1'b1) next_state = S1;
	else next_state = IDLE;
e	end
S1 :	begin
	out = 1'b1;
	<pre>if (in == 1'b1) next_state = S1;</pre>
	else next_state = IDLE;
	end
default	begin
	<pre>next_state = IDLE;</pre>
	out = 1'b0;
	end
endcase	
endmodule	



The sequential semantics of the blocking assignment allows variables to be multiply assigned within a single always block.

### FSM CL block rewritten



in=0