```
Verilog: wire VS. reg

Chris Fletcher

UC Berkeley

Version 0.2008.9.25
```

August 27, 2009

# 1 Introduction

Sections 1.2 to 1.4 discuss the difference between wire and reg in Verilog, and when to use each of them.

#### 1.1 Conventions

Throughout this tutorial, similar terms are used to describe different concepts. These possible sources of confusion are explained below:

**Module Instantiation**: Refer to modules instantiated in other modules. Program 1 shows examples of input/output ports for a simple module instantiation.

Module Declaration: Refer to the actual Verilog code written for a module. Program 2 shows examples of inputs/outputs within a module declaration. Notice that each input and output is declared twice in the code. This is important so that inputs and outputs can be assigned parameterizable widths (in this example, 'Width' is used as an example parameter).

### Program 1 Module instantiation.

```
1 Register #( .Width( ...))
2 SentReg(.Clock( ...), // Input port
3 .Reset( ...), // Input port
4 .Set( ...), // Input port
5 .Enable(...), // Input port
6 .In( ...), // Input port
7 .Out( ...)); // OUTPUT port
```

### Program 2 Module declaration.

```
1 module MyModule(In, Out);
2    ...
3     parameter Width = 32;
4    ...
5    input [Width-1:0] In, Out;
6    ...
7 endmodule
```

## 1.2 wire Elements (Combinational logic)

wire elements are simple wires (or busses/bit-vectors of arbitrary width) in Verilog designs. The following are syntax rules when using wires:

- 1. wire elements are used to connect input and output ports of a module instantiation together with some other element in your design.
- 2. wire elements are used as inputs and outputs within an actual module declaration.
- 3. wire elements must be driven by something, and cannot store a value without being driven. In other words, wire elements are a stateless way of connecting two peices in a Verilog-based design.
- 4. wire elements cannot be used as the left-hand side of an = or <= sign in an always@ block.
- 5. wire elements are the only legal type on the left-hand side of an assign statement.
- 6. wire elements can only be used to model combinational logic.

Program 3 shows various legal uses of the wire element.

#### **Program 3** Legal uses of the wire element

# 1.3 reg Elements (Combinational and Sequential logic)

reg are similar to wires, but can be used to store information ('state') like registers. The following are syntax rules when using reg elements.

- 1. reg elements can be connected to the input port of a module instantiation. Note that reg cannot connect to the output port of a module instantiation.
- 2. reg elements can be used as outputs within an actual module declaration. Note that reg cannot be used as inputs within an actual module declaration.
- 3. reg is the only legal type on the left-hand side of an always@ block = or <= sign.
- 4. reg is the only legal type on the left-hand side of an initial block = sign (used in Test Benches).
- 5. reg cannot be used on the left-hand side of an assign statement.
- 6. reg can be used to create registers when used in conjunction with always@(posedge Clock) blocks.
- 7. reg can, therefore, be used to create both combinational and sequential logic.

Program 4 shows various legal uses of the reg element.

## Program 4 Legal uses of the reg element

```
1 wire
           A , B;
2reg
           I, J, K; // simple 1-bit wide reg elements
3reg[8:0] Wide;
                      // a 9-bit wide reg element
5 always @(A or B) begin
                      // using a reg as the left-hand side of an always@
     I = A \mid B;
                       // assignment
8\, {\tt end}
                      // using a reg in an initial block
10 initial begin
   J = 1'b1;
     #1
12
     J = 1, b0;
13
14 end
15
16 always @(posedge Clock) begin
     K \leq I;
                  // using a reg to create a positive-edge-triggered register
18\, {\tt end}
```

# 1.4 When wire and reg Elements are Interchangable

wire and reg elements can be used interchangably in certain situations:

- 1. Both can appear on the right-hand side of assign statements and always@ block = or <= signs.
- 2. Both can be connected to the input  ${f p}$ orts of module instantiations.